欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS2154LNA2+ 参数 Datasheet PDF下载

DS2154LNA2+图片预览
型号: DS2154LNA2+
PDF下载: 下载PDF文件 查看货源
内容描述: [Framer, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, LQFP-100]
分类和应用: PC电信电信集成电路
文件页数/大小: 124 页 / 982 K
品牌: MAXIM [ MAXIM INTEGRATED PRODUCTS ]
 浏览型号DS2154LNA2+的Datasheet PDF文件第10页浏览型号DS2154LNA2+的Datasheet PDF文件第11页浏览型号DS2154LNA2+的Datasheet PDF文件第12页浏览型号DS2154LNA2+的Datasheet PDF文件第13页浏览型号DS2154LNA2+的Datasheet PDF文件第15页浏览型号DS2154LNA2+的Datasheet PDF文件第16页浏览型号DS2154LNA2+的Datasheet PDF文件第17页浏览型号DS2154LNA2+的Datasheet PDF文件第18页  
DS21354/DS21554 3.3V/5V E1 Single-Chip Transceivers  
3.1. Pin Function Description  
3.1.1.  
Transmit-Side Pins  
Signal Name:  
TCLK  
Signal Description:  
Signal Type:  
Transmit Clock  
Input  
A 2.048MHz primary clock. Used to clock data through the transmit side formatter.  
Signal Name:  
TSER  
Signal Description:  
Signal Type:  
Transmit Serial Data  
Input  
Transmit NRZ serial data. Sampled on the falling edge of TCLK when the transmit side elastic store is  
disabled. Sampled on the falling edge of TSYSCLK when the transmit side elastic store is enabled.  
Signal Name:  
TCHCLK  
Signal Description:  
Signal Type:  
Transmit Channel Clock  
Output  
A 256kHz clock that pulses high during the LSB of each channel. Synchronous with TCLK when the  
transmit side elastic store is disabled. Synchronous with TSYSCLK when the transmit side elastic store is  
enabled. Useful for parallel to serial conversion of channel data.  
Signal Name:  
TCHBLK  
Signal Description:  
Signal Type:  
Transmit Channel Block  
Output  
A user-programmable output that can be forced high or low during any of the 32 E1 channels.  
Synchronous with TCLK when the transmit side elastic store is disabled. Synchronous with TSYSCLK  
when the transmit-side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD  
controller in applications where not all E1 channels are used such as Fractional E1, 384kbps (H0),  
768kbps, or ISDN–PRI. Also useful for locating individual channels in drop-and-insert applications, for  
external per-channel loopback, and for per-channel conditioning. See Section 12 for details.  
Signal Name:  
TSYSCLK  
Signal Description:  
Signal Type:  
Transmit System Clock  
Input  
1.544MHz, 2.048MHz, 4.096MHz, or 8.192MHz clock. Only used when the transmit-side elastic store  
function is enabled. Should be tied low in applications that do not use the transmit-side elastic store. See  
Section 17 for details on 4.096MHz and 8.192MHz operation using the Interleave Bus Option.  
Signal Name:  
TLCLK  
Signal Description:  
Signal Type:  
Transmit Link Clock  
Output  
4kHz to 20kHz demand clock (Sa bits) for the TLINK input. See Section 17 for details.  
14 of 124