欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS2154LNA2+ 参数 Datasheet PDF下载

DS2154LNA2+图片预览
型号: DS2154LNA2+
PDF下载: 下载PDF文件 查看货源
内容描述: [Framer, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, LQFP-100]
分类和应用: PC电信电信集成电路
文件页数/大小: 124 页 / 982 K
品牌: MAXIM [ MAXIM INTEGRATED PRODUCTS ]
 浏览型号DS2154LNA2+的Datasheet PDF文件第7页浏览型号DS2154LNA2+的Datasheet PDF文件第8页浏览型号DS2154LNA2+的Datasheet PDF文件第9页浏览型号DS2154LNA2+的Datasheet PDF文件第10页浏览型号DS2154LNA2+的Datasheet PDF文件第12页浏览型号DS2154LNA2+的Datasheet PDF文件第13页浏览型号DS2154LNA2+的Datasheet PDF文件第14页浏览型号DS2154LNA2+的Datasheet PDF文件第15页  
DS21354/DS21554 3.3V/5V E1 Single-Chip Transceivers  
PIN  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
82  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
NAME  
TESO  
TYPE  
O
I
FUNCTION  
Transmit Elastic Store Output  
TDATA  
TSYSCLK  
TSSYNC  
TCHCLK  
CO  
Transmit Data  
I
Transmit System Clock  
Transmit System Sync  
I
O
O
I
Transmit Channel Clock  
Carry Out  
MUX  
Bus Operation  
D0/AD0  
D1/AD1  
D2/AD2  
D3/AD3  
D4/AD4  
D5/AD5  
D6/AD6  
D7/AD7  
A0  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I
Data Bus Bit0/Address/Data Bus Bit 0  
Data Bus Bit1/Address/Data Bus Bit 1  
Data Bus Bit 2/Address/Data Bus 2  
Data Bus Bit 3/Address/Data Bus Bit 3  
Data Bus Bit4/Address/Data Bus Bit 4  
Data Bus Bit 5/Address/Data Bus Bit 5  
Data Bus Bit 6/Address/Data Bus Bit 6  
Data Bus Bit 7/Address/Data Bus Bit 7  
Address Bus Bit 0  
A1  
I
Address Bus Bit 1  
A2  
I
Address Bus Bit 2  
A3  
I
Address Bus Bit 3  
A4  
I
Address Bus Bit 4  
A5  
I
Address Bus Bit 5  
A6  
I
Address Bus Bit 6  
ALE (AS)/A7  
RD (DS)  
CS  
I
Address Latch Enable/Address Bus Bit 7  
Read Input (Data Strobe), Active Low  
Chip Select, Active Low  
Framer Mode Select  
Write Input (Read/Write), Active Low  
Receive Link Data  
I
I
I
FMS  
I
WR (R/W)  
RLINK  
RLCLK  
RCLK  
O
O
O
O
I
Receive Link Clock  
Receive Clock  
RDATA  
RPOSI  
RNEGI  
RCLKI  
RCLKO  
RNEGO  
RPOSO  
RCHCLK  
RSIGF  
RSIG  
Receive Data  
Receive Positive Data Input  
Receive Negative Data Input  
Receive Clock Input  
I
I
O
O
O
O
O
O
O
O
O
I/O  
O
I
Receive Clock Output  
Receive Negative Data Output  
Receive Positive Data Output  
Receive Channel Clock  
Receive Signaling Freeze Output  
Receive Signaling Output  
Receive Serial Data  
RSER  
RMSYNC  
RFSYNC  
RSYNC  
RLOS/LOTC  
RSYSCLK  
Receive Multiframe Sync  
Receive Frame Sync  
Receive Sync  
Receive Loss Of Sync/ Loss Of Transmit Clock  
Receive System Clock  
11 of 124  
 复制成功!