欢迎访问ic37.com |
会员登录 免费注册
发布采购

71M6543H 参数 Datasheet PDF下载

71M6543H图片预览
型号: 71M6543H
PDF下载: 下载PDF文件 查看货源
内容描述: 可选增益1或8的一个电流电能表计量芯片的补偿 [Selectable Gain of 1 or 8 for One Current Energy Meter ICs Metrology Compensation]
分类和应用:
文件页数/大小: 157 页 / 2164 K
品牌: MAXIM [ MAXIM INTEGRATED PRODUCTS ]
 浏览型号71M6543H的Datasheet PDF文件第90页浏览型号71M6543H的Datasheet PDF文件第91页浏览型号71M6543H的Datasheet PDF文件第92页浏览型号71M6543H的Datasheet PDF文件第93页浏览型号71M6543H的Datasheet PDF文件第95页浏览型号71M6543H的Datasheet PDF文件第96页浏览型号71M6543H的Datasheet PDF文件第97页浏览型号71M6543H的Datasheet PDF文件第98页  
71M6543F/H and 71M6543G/GH Data Sheet  
behavior of each individual part across industrial temperatures (see 4.5.3 Temperature Coefficients for  
the 71M6543H). The resulting tracking of the reference VREF voltage is within ±10 ppm/°C.  
4.6  
Connecting I2C EEPROMs  
I2C EEPROMs or other I2C compatible devices should be connected to the DIO pins SEGDIO2 and  
SEGDIO3, as shown in Figure 33.  
Pullup resistors of roughly 10 kto V3P3D (to ensure operation in BRN mode) should be used for both  
SDCK and SDATA signals. The DIO_EEX (I/O RAM 0x2456[7:6]) field must be set to 01 in order to convert  
the DIO pins SEGDIO2 and SEGDIO3 to I2C pins SCL and SDATA.  
V3P3D  
10 kΩ  
10 kΩ  
EEPROM  
DIO2  
DIO3  
SDCK  
SDATA  
71M6543  
Figure 33: I2C EEPROM Connection  
4.7  
Connecting Three-Wire EEPROMs  
µWire EEPROMs and other compatible devices should be connected to the DIO pins SEGDIO2 and  
SEGDIO3, as described in 2.5.11 EEPROM Interface on page 66.  
4.8  
UART0 (TX/RX)  
The UART0 RX pin should be pulled down by a 10 kresistor and additionally protected by a 100 pF  
ceramic capacitor, as shown in Figure 34.  
71M6543  
10 kΩ  
100 pF  
RX  
RX  
TX  
Figure 34: Connections for UART0  
TX  
4.9  
Optical Interface (UART1)  
The OPT_TX and OPT_RX pins can be used for a regular serial interface (by connecting a RS_232  
transceiver for example), or they can be used to directly operate optical components (for example, an  
infrared diode and phototransistor implementing a FLAG interface). Figure 35 shows the basic connections  
94  
© 2008–2011 Teridian Semiconductor Corporation  
v1.2  
 
 
 
 
 
 
 复制成功!