LF3310
DEVICES INCORPORATED
Horizontal / Vertical Digital Image Filter
HCEN — Horizontal Coefficient
Address Enable
HACC — Horizontal Accumulator
When HSHEN is LOW, data is loaded
into and shifted through the registers
HSHEN controls and the forward and
reverse I/ D Registers on the rising
edge of CLK. When HSHEN is
HIGH, data is not loaded into or
shifted through the registers HSHEN
controls and the I/ D Registers, and
their contents will not be changed.
HSHEN is latched on the rising edge
of CLK.
Control
When HCEN is LOW, data on HCA7-0
is latched into the Horizontal Coeffi-
cient Address Register on the rising
edge of CLK. When HCEN is HIGH,
data on HCA7-0 is not latched and the
register’s contents will not be
changed.
When HACC is HIGH, the horizontal
accumulator is enabled for accumula-
tion and the accumulator output
register is disabled for loading. When
HACC is LOW, no accumulation is
performed and the accumulator
output register is enabled for loading.
HACC is latched on the rising edge of
CLK.
VLD — Vertical Coefficient Load
When VLD is LOW, data on VCF11-0
is latched into the Vertical LF
VSHEN — Vertical Shift Enable
VACC — Vertical Accumulator Control
InterfaceTM on the rising edge of CLK.
When VLD is HIGH, data can not be
latched into the Vertical LF
VSHEN enables or disables the
When VACC is HIGH, the vertical
accumulator is enabled for accumula-
tion and the accumulator output
register is disabled for loading. When
VACC is LOW, no accumulation is
performed and the accumulator
output register is enabled for loading.
VACC is latched on the rising edge of
CLK.
loading of data into the line buffers in
the vertical filter when the device is in
Dimensionally Separate Mode. If the
device is configured such that the
vertical filter feeds the horizontal
filter, VSHEN also enables or disables
the loading of data into the input
register (DIN11-0). If the device is
configured such that the horizontal
filter feeds the vertical filter and the
horizontal limit register is under shift
control, VSHEN also enables or
disables the loading of data into the
horizontal limit register in the hori-
zontal Round/ Select/ Limit circuitry.
In Orthogonal Mode, VSHEN also
enables or disables the loading of data
into the input register (DIN11-0) and
the forward and reverse I/ D Registers
in the horizontal filter. It is important
to note that in Orthogonal Mode,
either HSHEN or VSHEN can disable
data loading. Both must be active to
enable data loading in Orthogonal
Mode. Also in Orthogonal Mode, the
horizontal and vertical limit registers
can not be disabled.
InterfaceTM. When enabling the LF
InterfaceTM for data input, a HIGH to
LOW transition of VLD is required in
order for the input circuitry to func-
tion properly. Therefore, VLD must
be set HIGH immediately after power
up to ensure proper operation of the
input circuitry (see the LF InterfaceTM
section for a full discussion).
HSHEN — Horizontal Shift Enable
HSHEN enables or disables the
VCEN — Vertical Coefficient Address
Enable
loading of data into the forward and
reverse I/ D Registers in the horizon-
tal filter when the device is in Dimen-
sionally Separate Mode. If the device
is configured such that the horizontal
filter feeds the vertical filter, HSHEN
also enables or disables the loading of
data into the input register (DIN11-0).
If the device is configured such that
the vertical filter feeds the horizontal
filter and the vertical limit register is
under shift control, HSHEN also
enables or disables the loading of data
into the vertical limit register in the
vertical Round/ Select/ Limit circuitry.
In Orthogonal Mode, HSHEN also
enables or disables the loading of data
into the input register (DIN11-0) and
the line buffers in the vertical filter. It
is important to note that in Orthogo-
nal Mode, either HSHEN or VSHEN
can disable data loading. Both must
be active to enable data loading in
Orthogonal Mode. Also in Orthogo-
nal Mode, the horizontal and vertical
limit registers can not be disabled.
When VCEN is LOW, data on VCA7-0
is latched into the Vertical Coefficient
Address Register on the rising edge of
CLK. When VCEN is HIGH, data on
VCA7-0 is not latched and the
register’s contents will not be
changed.
TXFR — Horizontal Filter LIFO
Transfer Control
TXFR is used to change which LIFO in
the data reversal circuitry sends data to
the reverse data path and which LIFO
receives data from the forward data
path. When TXFR goes LOW, the LIFO
sending data to the reverse data path
becomes the LIFO receiving data from
the forward data path, and the LIFO
receiving data from the forward data
path becomes the LIFO sending data to
the reverse data path. The device must
see a HIGH to LOW transition of TXFR
in order to switch LIFOs.
When VSHEN is LOW, data is loaded
into and shifted through the registers
VSHEN controls and the line buffers
on the rising edge of CLK. When
VSHEN is HIGH, data is not loaded
into or shifted through the registers
VSHEN controls and the line buffers,
and their contents will not be
changed. VSHEN is latched on the
rising edge of CLK.
Video Imaging Products
11/08/2001-LDS.3310-H
4
LOGIC [ LOGIC DEVICES INCORPORATED ]
