欢迎访问ic37.com |
会员登录 免费注册
发布采购

1446 参数 Datasheet PDF下载

1446图片预览
型号: 1446
PDF下载: 下载PDF文件 查看货源
内容描述: 双通道12位轨至轨微DAC的采用SO - 8 [Dual 12-Bit Rail-to-Rail Micropower DACs in SO-8]
分类和应用:
文件页数/大小: 12 页 / 168 K
品牌: LINER [ LINEAR TECHNOLOGY ]
 浏览型号1446的Datasheet PDF文件第1页浏览型号1446的Datasheet PDF文件第2页浏览型号1446的Datasheet PDF文件第4页浏览型号1446的Datasheet PDF文件第5页浏览型号1446的Datasheet PDF文件第6页浏览型号1446的Datasheet PDF文件第7页浏览型号1446的Datasheet PDF文件第8页浏览型号1446的Datasheet PDF文件第9页  
LTC1446/LTC1446L
ELECTRICAL CHARACTERISTICS
The
q
denotes the specifications which apply over the full operating temperature range. V
CC
= 4.5V to 5.5V (LTC1446), 2.7V to 5.5V
(LTC1446L), V
OUT A
and V
OUT B
unloaded, T
A
= T
MIN
to T
MAX,
unless otherwise noted.
SYMBOL
PARAMETER
Short-Circuit Current Low
Short-Circuit Current High
Output Impedance to GND
AC Performance
Voltage Output Slew Rate
Voltage Output Settling Time
(Note 3)
(Notes 3, 4) to
±0.5LSB
q
CONDITIONS
V
OUT
Shorted to GND
V
OUT
Shorted to V
CC
Input Code = 0
q
q
q
MIN
TYP
55
70
40
MAX
120
120
160
UNITS
mA
mA
V/µs
µs
Op Amp DC Performance
0.5
1
14
The
q
denotes the specifications which apply over the full operating temperature range.V
CC
= 5V (LTC1446), V
CC
= 3V (LTC1446L),
T
A
= T
MIN
to T
MAX,
unless otherwise noted.
SYMBOL
Digital I/O
V
IH
V
IL
V
OH
V
OL
I
LEAK
C
IN
Switching
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
9
D
IN
Valid to CLK Setup
D
IN
Valid to CLK Hold
CLK High Time
CLK Low Time
CS/LD Pulse Width
LSB CLK to CS/LD
CS/LD Low to CLK
D
OUT
Output Delay
CLK Low to CS/LD Low
C
LOAD
= 15pF
q
q
q
q
q
q
q
q
q
PARAMETER
Digital Input High Voltage
Digital Input Low Voltage
Digital Output High Voltage
Digital Output Low Voltage
Digital Input Leakage
Digital Input Capacitance
CONDITIONS
q
q
MIN
2.4
LTC1446
TYP MAX
MIN
2
LTC1446L
TYP MAX
UNITS
V
0.8
V
CC
– 1.0
0.4
±10
10
40
0
40
40
50
40
20
150
20
30
60
0
60
60
80
60
30
V
CC
– 0.7
0.6
0.4
±10
10
V
V
V
µA
pF
ns
ns
ns
ns
ns
ns
ns
I
OUT
= – 1mA
I
OUT
= 1mA
V
IN
= GND to V
CC
Guaranteed by Design
q
q
q
q
220
ns
ns
Note 1:
Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2:
Nonlinearity is defined from the first code that is greater than or
equal to the maximum offset specification to code 4095 (full scale).
Note 3:
Load is 5kΩ in parallel with 100pF.
Note 4:
DAC switched between all 1s and the code corresponding to V
OS
for the part.
Note 5:
Digital inputs at 0V or V
CC
.
3