欢迎访问ic37.com |
会员登录 免费注册
发布采购

GAL20XV10B-15LJ 参数 Datasheet PDF下载

GAL20XV10B-15LJ图片预览
型号: GAL20XV10B-15LJ
PDF下载: 下载PDF文件 查看货源
内容描述: 高速E2CMOS PLD通用阵列逻辑 [High-Speed E2CMOS PLD Generic Array Logic]
分类和应用:
文件页数/大小: 14 页 / 235 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号GAL20XV10B-15LJ的Datasheet PDF文件第2页浏览型号GAL20XV10B-15LJ的Datasheet PDF文件第3页浏览型号GAL20XV10B-15LJ的Datasheet PDF文件第4页浏览型号GAL20XV10B-15LJ的Datasheet PDF文件第5页浏览型号GAL20XV10B-15LJ的Datasheet PDF文件第7页浏览型号GAL20XV10B-15LJ的Datasheet PDF文件第8页浏览型号GAL20XV10B-15LJ的Datasheet PDF文件第9页浏览型号GAL20XV10B-15LJ的Datasheet PDF文件第10页  
Specifications
GAL20XV10
Feedback Mode
OE
D
Q
Q
XOR Registered Configuration
- SYN = 0.
- AC0 = 0.
- AC1 = 0.
- Dedicated CLK input on Pin 1(2).
- Dedicated OE input on Pin 13(16).
CLK
D
XOR
Q
Q
CLK
Registered Configuration
- SYN = 0.
- AC0 = 1.
- AC1 = 0.
- XOR = 1 defines Active Low Output.
- XOR = 0 defines Active High Output.
- Dedicated CLK input on Pin 1(2).
- OE controlled by product term.
- Pin 13(16) is not connected to this configura-
tion.
OE
XOR Combinatorial Configuration
- SYN = 0.
- AC0 = 0.
- AC1 = 1.
- Dedicated OE input on Pin 13(16).
- Pin 1(2) is not connected to this configura-
tion.
XOR
Combinatorial Configuration
- SYN = 0.
- AC0 = 1.
- AC1 = 1.
- XOR = 1 defines Active Low Output.
- XOR = 0 defines Active High Output.
- OE controlled by product term.
- Both pin1(2) and pin 13(16) are not con -
nected to this configuration.
6