欢迎访问ic37.com |
会员登录 免费注册
发布采购

ECP2-35 参数 Datasheet PDF下载

ECP2-35图片预览
型号: ECP2-35
PDF下载: 下载PDF文件 查看货源
内容描述: LatticeECP2 / M系列数据表 [LatticeECP2/M Family Data Sheet]
分类和应用:
文件页数/大小: 386 页 / 2475 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号ECP2-35的Datasheet PDF文件第117页浏览型号ECP2-35的Datasheet PDF文件第118页浏览型号ECP2-35的Datasheet PDF文件第119页浏览型号ECP2-35的Datasheet PDF文件第120页浏览型号ECP2-35的Datasheet PDF文件第122页浏览型号ECP2-35的Datasheet PDF文件第123页浏览型号ECP2-35的Datasheet PDF文件第124页浏览型号ECP2-35的Datasheet PDF文件第125页  
Pinout Information  
LatticeECP2/M Family Data Sheet  
Lattice Semiconductor  
LatticeECP2M Power Supply and NC (Cont.)  
Signal  
GND1  
672 fpBGA  
900 fpBGA  
A13, A19, A2, A25, AA2, AA25, AB18, AB22, AB5,  
AB9, AE1, AE11, AE16, AE22, AE26, AE6, AF13,  
LFE2M50: A1, A13, A18, A24, A30, A7, AA14, AA15,  
AA16, AA17, AA24, AA27, AA4, AB24, AB7, AD12,  
AF19, AF2, AF25, B1, B11, B16, B22, B26, B6, E18, AD19, AD27, AE22, AE27, AE4, AE9, AF14, AF17,  
E22, E5, E9, F2, F25, G11, G16, J22, J5, K11, K13, AF25, AF6, AJ10, AJ21, AJ27, AJ4, AK1, AK13,  
K14, K16, L10, L11, L16, L17, L2, L20, L25, L7, M13, AK18, AK24, AK30, AK7, B10, B21, B27, B4, D25,  
M14, N10, N12, N13, N14, N15, N17, P10, P12, P13, D6, E14, E17, F22, F27, F4, F9, G12, G19, J24, J7,  
P14, P15, P17, R13, R14, T10, T11, T16, T17, T2,  
K14, K15, K16, K17, K27, K4, L14, L15, L16, L17,  
T20, T25, T7, U11, U13, U14, U16, V22, V5,Y11,Y16 M23, M8, N14, N15, N16, N17, N27, N4, P11, P13,  
P14, P15, P16, P17, P18, P20, R10, R11, R13, R14,  
R15, R16, R17, R18, R20, R21, R24, R7, T10, T11,  
T13, T14, T15, T16, T17, T18, T20, T21, T24, T7,  
U11, U13, U14, U15, U16, U17, U18, U20, V14, V15,  
V16, V17, V27, V4, W23, W8, Y14, Y15, Y16, Y17  
LFE2M70/LFE2M100: A1, A13, A18, A24, A30, A7,  
AA14, AA15, AA16, AA17, AA24, AA27, AA4, AB24,  
AB7, AD12, AD19, AD27, AE22, AE27, AE4, AE9,  
AF14, AF17, AF25, AF6, AJ10, AJ21, AJ27, AJ4,  
AK1, AK13, AK18, AK24, AK30, AK7, B10, B21, B27,  
B4, D25, D6, E14, E17, F22, F27, F4, F9, G12, G19,  
J24, J7, K14, K15, K16, K17, K27, K4, L14, L15, L16,  
L17, M23, M8, N15, N16, N17, N27, N4, P11, P13,  
P14, P15, P16, P17, P18, P20, R10, R11, R13, R14,  
R15, R16, R17, R18, R20, R21, R24, R7, T10, T11,  
T13, T14, T15, T16, T17, T18, T20, T21, T24, T7,  
U11, U13, U14, U15, U16, U17, U18, U20, V14, V15,  
V16, V17, V27, V4, W23, W8, Y14, Y15, Y16, Y17  
NC2  
LFE2M35: AB3, AB4, AC1, AC2, AD15, AD18, AD20, LFE2M50: G5, G4, K7, K8, E1, F2, F1, G3, G2, G1,  
AD23, AE13, AE25, AF16, AF22, B4, B5, C26, D20, L9, L7, K6, K5, L8, L6, AA1, AA2, Y3, AB1, Y9, Y8,  
D21, D22, D23, D24, D25, D26, E20, E21, E25, E26, Y7, AA7, AB2, AB3, AA5, AA6, AB4, AB5, AA8, AA9,  
F20, G20, K10, K17, R4, U10, U23, V10, W7, N7, V7 AJ1, AK4, AH6, AH3, AH11, AH8, AK10, AJ13,  
AB26, AB27, Y24, Y25, AA29, Y28, Y30, Y29, W22,  
LFE2M50: AB3, AB4, AC1, AC2, B4, B5, C26, D20, V22,Y27,Y26, W30, W29, W25, W26, L24, L23, D30,  
D21, D22, D23, D24, D25, D26, E20, E21, E25, E26, D29, K24, K25, J27, K26, J26, H26, H27, G26, H23,  
F20, G20, K10, K17, R4, U10, U23, V10, W7, AB21, H24, D28, E28, J18, J19, H17, J17, F18, F17, B13,  
AC20, AC21, AC22, AC23, AC25, AD26, W20  
A10, C8, C11, C3, C6, A4, B1, AA26, AB11, AB12,  
AB13, AB14, AB15, AB16, AB17, AB19, AB20, AB21,  
AC11, AC21, AC22, AD21, AD22, AE23, AF20,  
AF23, AG23, AG26, F20, F23, G10, G20, G21, H19,  
H20, H21, H22, J20, J21, R9, U22, W9  
LFE2M70/LFE2M100: AA26, AB10, AB11, AB12,  
AB13, AB14, AB15, AB16, AB17, AB19, AB20, AB21,  
AB9, AC10, AC11, AC21, AC22, AC8, AC9, AD21,  
AD22, AD4, AD5, AD6, AD7, AD8, AE23, AE5, AE6,  
AE7, AF20, AF23, AF5, AG23, AG26, D10, E10, E11,  
F10, F20, F23, F8, G10, G20, G21, G7, G8, G9, H19,  
H20, H21, H22, H6, H8, H9, J10, J20, J21, J9, K9,  
R9, U22, W9  
1. All grounds must be electrically connected at the board level. For fpBGA packages, the total number of GND balls is less than the actual  
number of GND logic connections from the die to the common package GND plane.  
2. NC pins should not be connected to any active signals, VCC or GND.  
3. For package migration across device densities, the designer must comprehend the package pin requirements for the SERDES blocks. Spe-  
cifically, the SERDES power pins of the largest density device must be accounted to accommodate migration to other smaller devices using  
the same package. Please refer to technical note TN1160, LatticeECP2/M Density Migration, for more details.  
4-20  
 复制成功!