欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC42S16800D-7TL 参数 Datasheet PDF下载

IC42S16800D-7TL图片预览
型号: IC42S16800D-7TL
PDF下载: 下载PDF文件 查看货源
内容描述: 16兆×8 , 8Meg X16 128兆位同步DRAM [16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM]
分类和应用: 存储内存集成电路光电二极管动态存储器时钟
文件页数/大小: 62 页 / 530 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IC42S16800D-7TL的Datasheet PDF文件第20页浏览型号IC42S16800D-7TL的Datasheet PDF文件第21页浏览型号IC42S16800D-7TL的Datasheet PDF文件第22页浏览型号IC42S16800D-7TL的Datasheet PDF文件第23页浏览型号IC42S16800D-7TL的Datasheet PDF文件第25页浏览型号IC42S16800D-7TL的Datasheet PDF文件第26页浏览型号IC42S16800D-7TL的Datasheet PDF文件第27页浏览型号IC42S16800D-7TL的Datasheet PDF文件第28页  
IS42S81600D, IS42S16800D  
REGISTER DEFINITION  
Mode Register  
Mode register bits M0-M2 specify the burst length, M3  
specifiesthetypeofburst(sequentialorinterleaved), M4-M6  
specify the CAS latency, M7 and M8 specify the operating  
mode, M9 specifies the WRITE burst mode, and M10 and  
M11 are reserved for future use.  
The mode register is used to define the specific mode of  
operation of the SDRAM. This definition includes the  
selection of a burst length, a burst type, a CAS latency, an  
operatingmodeandawriteburstmode,asshowninMODE  
REGISTERDEFINITION.  
The mode register must be loaded when all banks are idle,  
and the controller must wait the specified time before  
initiatingthesubsequentoperation.Violatingeitherofthese  
requirements will result in unspecified operation.  
The mode register is programmed via the LOAD MODE  
REGISTER command and will retain the stored information  
until it is programmed again or the device loses power.  
MODE REGISTER DEFINITION  
Address Bus  
BA1 BA0 A11 A10 A9  
A8  
A7  
A6  
A5  
A4  
A3  
A2  
A1  
A0  
Mode Register (Mx)  
Reserved(1)  
Burst Length  
M2 M1 M0  
M3=0  
M3=1  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
1
2
4
8
1
2
4
8
Reserved Reserved  
Reserved Reserved  
Reserved Reserved  
Full Page Reserved  
Burst Type  
M3  
Type  
0
1
Sequential  
Interleaved  
Latency Mode  
M6 M5 M4  
CAS Latency  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Reserved  
Reserved  
2
3
Reserved  
Reserved  
Reserved  
Reserved  
Operating Mode  
M8 M7 M6-M0 Mode  
0
0
Defined Standard Operation  
All Other States Reserved  
Write Burst Mode  
M9  
0
Mode  
Programmed Burst Length  
Single Location Access  
1. To ensure compatibility with future devices,  
should program BA1, BA0, A11, A10 = "0"  
1
24  
Integrated Silicon Solution, Inc. — www.issi.com  
Rev. E  
07/28/08  
 复制成功!