欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC42S16160B-7TL 参数 Datasheet PDF下载

IC42S16160B-7TL图片预览
型号: IC42S16160B-7TL
PDF下载: 下载PDF文件 查看货源
内容描述: 256兆位同步DRAM [256-MBIT SYNCHRONOUS DRAM]
分类和应用: 动态存储器
文件页数/大小: 62 页 / 768 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IC42S16160B-7TL的Datasheet PDF文件第14页浏览型号IC42S16160B-7TL的Datasheet PDF文件第15页浏览型号IC42S16160B-7TL的Datasheet PDF文件第16页浏览型号IC42S16160B-7TL的Datasheet PDF文件第17页浏览型号IC42S16160B-7TL的Datasheet PDF文件第19页浏览型号IC42S16160B-7TL的Datasheet PDF文件第20页浏览型号IC42S16160B-7TL的Datasheet PDF文件第21页浏览型号IC42S16160B-7TL的Datasheet PDF文件第22页  
IS42S83200B, IS42S16160B  
OPERATING FREQUENCY / LATENCY RELATIONSHIPS  
SYMBOL PARAMETER  
UNITS  
Clock Cycle Time  
6
7
10  
ns  
Operating Frequency (CAS Latency = 3)  
166  
143  
100  
MHz  
tCAC  
tRCD  
tRAC  
CAS Latency  
3
3
3
3
2
2
cycle  
cycle  
cycle  
Active Command To Read/Write Command Delay Time  
RAS Latency (tRCD + tCAC)  
CAS Latency = 3  
CAS Latency = 2  
6
6
5
4
tRC  
Command Period (REF to REF / ACT to ACT)  
Command Period (ACT to PRE)  
10  
7
10  
7
7
5
2
2
1
cycle  
cycle  
cycle  
cycle  
cycle  
tRAS  
tRP  
Command Period (PRE to ACT)  
3
3
tRRD  
tCCD  
Command Period (ACT[0] to ACT [1])  
2
2
Column Command Delay Time  
(READ, READA, WRIT, WRITA)  
1
1
tDPL  
Input Data To Precharge Command Delay Time  
2
5
2
5
2
4
cycle  
cycle  
tDAL  
Input Data To Active/Refresh Command Delay Time  
(During Auto-Precharge)  
tRBD  
tWBD  
tRQL  
tWDL  
tPQL  
Burst Stop Command To Output in HIGH-Z Delay Time CAS Latency = 3  
3
3
3
2
cycle  
cycle  
cycle  
cycle  
cycle  
(Read)  
CAS Latency = 2  
Burst Stop Command To Input in Invalid Delay Time  
(Write)  
0
0
0
PrechargeCommandToOutputinHIGH-ZDelayTime  
(Read)  
CAS Latency = 3  
CAS Latency = 2  
3
3
3
2
Precharge Command To Input in Invalid Delay Time  
(Write)  
0
0
0
LastOutputToAuto-PrechargeStartTime(Read)  
CAS Latency = 3  
CAS Latency = 2  
-2  
–2  
-2  
-1  
tQMD  
tDMD  
tMRD  
DQM To Output Delay Time (Read)  
DQM To Input Delay Time (Write)  
2
0
2
2
0
2
2
0
2
cycle  
cycle  
cycle  
Mode Register Set To Command Delay Time  
18  
Integrated Silicon Solution, Inc. — www.issi.com  
Rev. D  
07/28/08  
 复制成功!