欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS7C33256PFD32A-200TQI 参数 Datasheet PDF下载

AS7C33256PFD32A-200TQI图片预览
型号: AS7C33256PFD32A-200TQI
PDF下载: 下载PDF文件 查看货源
内容描述: [Cache SRAM, 256KX32, 3ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100]
分类和应用: 静态存储器内存集成电路
文件页数/大小: 11 页 / 332 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号AS7C33256PFD32A-200TQI的Datasheet PDF文件第2页浏览型号AS7C33256PFD32A-200TQI的Datasheet PDF文件第3页浏览型号AS7C33256PFD32A-200TQI的Datasheet PDF文件第4页浏览型号AS7C33256PFD32A-200TQI的Datasheet PDF文件第5页浏览型号AS7C33256PFD32A-200TQI的Datasheet PDF文件第7页浏览型号AS7C33256PFD32A-200TQI的Datasheet PDF文件第8页浏览型号AS7C33256PFD32A-200TQI的Datasheet PDF文件第9页浏览型号AS7C33256PFD32A-200TQI的Datasheet PDF文件第10页  
AS7C33256PFD32A
AS7C33256PFD36A
®
Timing characteristics over operating range
–200
1
Parameter
Clock frequency
Cycle time (pipelined mode)
Cycle time (flow-through mode)
Clock access time (pipelined mode)
Clock access time (flow-through
mode)
Output enable LOW to data valid
Clock HIGH to output Low Z
Data output invalid from clock HIGH
Output enable LOW to output Low Z
Output enable HIGH to output High Z
Clock HIGH to output High Z
Output enable HIGH to invalid output
Clock HIGH pulse width
Clock LOW pulse width
Address setup to clock HIGH
Data setup to clock HIGH
Write setup to clock HIGH
Chip select setup to clock HIGH
Address hold from clock HIGH
Data hold from clock HIGH
Write hold from clock HIGH
Chip select hold from clock HIGH
ADV setup to clock HIGH
ADSP setup to clock HIGH
ADSC setup to clock HIGH
ADV hold from clock HIGH
ADSP hold fromclock HIGH
ADSC hold from clock HIGH
1 Shading indicates future availability.
–183
5.4
10
0
1.5
0
0
2.4
2.4
1.4
1.4
1.4
1.4
0.5
0.5
0.5
0.5
1.4
1.4
1.4
0.5
0.5
0.5
183
3.1
9
3.1
3.1
3.1
–166
6
10
0
1.5
0
0
2.4
2.4
1.5
1.5
1.5
1.5
0.5
0.5
0.5
0.5
1.5
1.5
1.5
0.5
0.5
0.5
166
3.5
9
3.5
3.5
3.5
–133
7.5
12
0
1.5
0
0
2.5
2.5
1.5
1.5
1.5
1.5
0.5
0.5
0.5
0.5
1.5
1.5
1.5
0.5
0.5
0.5
133
4.0
10
4.0
4.0
4.0
–100
10
12
0
1.5
0
0
3.5
3.5
2.0
2.0
2.0
2.0
0.5
0.5
0.5
0.5
2.0
2.0
2.0
0.5
0.5
0.5
100 MHz
5.0
12
5.0
4.5
5.0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
5
5
6
6
6,7
6,8
6
6
6,7
6,8
6
6
6
6
6
6
2,3,4
2
2,3,4
2,3,4
2,3,4
Symbol Min Max Min Max Min Max Min Max Min Max Unit Notes*
f
Max
t
CYC
t
CYCF
t
CD
t
CDF
t
OE
t
LZC
t
OH
t
LZOE
t
HZOE
t
HZC
t
OHOE
t
CH
t
CL
t
AS
t
DS
t
WS
t
CSS
t
AH
t
DH
t
WH
t
CSH
t
ADVS
t
ADSPS
t
ADSCS
t
ADVH
t
ADSPH
t
ADSCH
5
9
0
1.5
0
0
2.2
2.2
1.4
1.4
1.4
1.4
0.5
0.5
0.5
0.5
1.4
1.4
1.4
0.5
0.5
0.5
200
3.0
8.5
3.0
3.0
3.0
*See “Notes” on page 10.
5/25/01; v.0.9.1
Alliance Semiconductor
P. 6 of 11