欢迎访问ic37.com |
会员登录 免费注册
发布采购

X9400WV24Z 参数 Datasheet PDF下载

X9400WV24Z图片预览
型号: X9400WV24Z
PDF下载: 下载PDF文件 查看货源
内容描述: 四通道数字电位器 [Quad Digitally Controlled Potentiometers]
分类和应用: 转换器电位器电阻器光电二极管
文件页数/大小: 19 页 / 356 K
品牌: INTERSIL [ Intersil ]
 浏览型号X9400WV24Z的Datasheet PDF文件第8页浏览型号X9400WV24Z的Datasheet PDF文件第9页浏览型号X9400WV24Z的Datasheet PDF文件第10页浏览型号X9400WV24Z的Datasheet PDF文件第11页浏览型号X9400WV24Z的Datasheet PDF文件第13页浏览型号X9400WV24Z的Datasheet PDF文件第14页浏览型号X9400WV24Z的Datasheet PDF文件第15页浏览型号X9400WV24Z的Datasheet PDF文件第16页  
X9400  
D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)  
Limits  
Symbol  
Parameter  
Min.  
Typ.  
Max.  
Units  
Test Conditions  
I
V
V
supply current (Active)  
400  
µA  
f = 2MHz, SO = Open,  
SCK  
CC1  
CC  
CC  
Other Inputs = V  
SS  
I
supplycurrent(Nonvolatile  
1
mA  
f
= 2MHz, SO = Open,  
CC2  
SCK  
Other Inputs = V  
Write)  
SS  
I
V
current (standby)  
1
µA  
µA  
µA  
V
SCK = SI = V , Addr. = V  
SS SS  
SB  
CC  
I
Input leakage current  
Output leakage current  
Input HIGH voltage  
Input LOW voltage  
Output LOW voltage  
10  
10  
V
V
= V to V  
SS CC  
LI  
IN  
I
= V to V  
SS CC  
LO  
OUT  
V
V
x 0.7  
V
+ 0.5  
CC  
IH  
CC  
V
-0.5  
V
x 0.1  
V
IL  
CC  
0.4  
V
V
I
= 3mA  
OL  
OL  
ENDURANCE AND DATA RETENTION  
Parameter  
Minimum endurance  
Data retention  
Min.  
Unit  
100,000  
100  
Data changes per bit per register  
years  
CAPACITANCE  
Symbol  
Test  
Max.  
Unit  
pF  
Test Conditions  
= 0V  
(4)  
C
Output capacitance (SO)  
8
6
V
OUT  
OUT  
V = 0V  
IN  
(4)  
C
Input capacitance (A0, A1, SI, and SCK)  
pF  
IN  
POWER-UP TIMING  
Symbol  
Parameter  
Min.  
Max.  
Unit  
(5)  
t
Power-up to initiation of read operation  
Power-up to initiation of write operation  
1
5
ms  
ms  
PUR  
(5)  
t
PUW  
(4)  
t
V
V Power-up ramp  
CC  
0.2  
50  
V/msec  
R
CC  
POWER-UP REQUIREMENTS (Power-up sequencing  
EQUIVALENT A.C. LOAD CIRCUIT  
can affect correct recall of the wiper registers)  
5V  
The preferred power-on sequence is as follows: First  
V
, then the potentiometer pins, R , R , and R .  
CC  
H
L
W
1533Ω  
Voltage should not be applied to the potentiometer  
pins before V+ or V- is applied. The V ramp rate  
CC  
specifi-cation should be met, and any glitches or slope  
changes in the V line should be held to <100mV if  
SDA Output  
CC  
powers down, it should be held below  
100pF  
possible. If V  
CC  
0.1V for more than 1 second before powering up again  
in order for proper wiper register recall. Also, V  
CC  
should not reverse polarity by more than 0.5V. Recall  
of wiper position will not be complete until V , V+  
CC  
and V-reach their final value.  
FN8189.3  
July 28, 2006  
12