ISL88731
Thin Quad Flat No-Lead Plastic Package (TQFN)
Thin Micro Lead Frame Plastic Package (TMLFP)
L28.5x5B
2X
28 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
(COMPLIANT TO JEDEC MO-220WHHD-1 ISSUE I)
0.15
C A
D
A
MILLIMETERS
9
D/2
SYMBOL
MIN
NOMINAL
MAX
0.80
0.05
0.80
NOTES
D1
A
A1
A2
A3
b
0.70
0.75
-
D1/2
2X
-
-
0.02
-
N
0.15 C
B
6
0.55
9
INDEX
AREA
1
2
3
E1/2
E/2
9
0.20 REF
9
0.20
3.15
3.15
0.25
0.30
3.35
3.35
5,8
E1
E
B
D
5.00 BSC
-
D1
D2
E
4.75 BSC
9
2X
0.15 C
B
3.25
7,8
2X
TOP VIEW
5.00 BSC
-
0.15 C
A
E1
E2
e
4.75 BSC
9
0
A2
4X
C
3.25
7,8
A
/ /
0.10 C
0.08 C
0.50 BSC
-
k
0.20
0.50
-
0.55
28
7
-
-
SEATING PLANE
A1
A3
SIDE VIEW
L
0.60
8
9
N
2
5
NX b
0.10 M C A B
Nd
Ne
P
3
4X P
D2
D2
8
7
7
3
NX k
(DATUM B)
-
-
-
0.60
12
9
2
N
q
-
9
4X P
1
Rev. 0 7/05
(DATUM A)
2
3
NOTES:
(Ne-1)Xe
REF.
E2
6
1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
INDEX
AREA
7
8
E2/2
NX L
8
3. Nd and Ne refer to the number of terminals on each D and E.
4. All dimensions are in millimeters. Angles are in degrees.
N
e
9
(Nd-1)Xe
REF.
CORNER
OPTION 4X
5. Dimension b applies to the metallized terminal and is measured
between 0.15mm and 0.30mm from the terminal tip.
BOTTOM VIEW
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 identifier may be
either a mold or mark feature.
A1
NX b
5
7. Dimensions D2 and E2 are for the exposed pads which provide
improved electrical and thermal performance.
8. Nominaldimensions areprovided toassistwithPCB LandPattern
Design efforts, see Intersil Technical Brief TB389.
SECTION "C-C"
C
L
C
L
9. Features and dimensions A2, A3, D1, E1, P & q are present when
Anvil singulation method is used and not present for saw
singulation.
L
L
10
10
L1
L1
e
e
C
C
TERMINAL TIP
FOR ODD TERMINAL/SIDE
FOR EVEN TERMINAL/SIDE
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN9258.0
November 20, 2006
22
INTERSIL [ Intersil ]
