HIP6601A, HIP6603A, HIP6604
PVCC (Pin 7), (Pin 11 QFN)
Functional Pin Des cription
For the HIP6601A and the HIP6604, this pin supplies the
upper gate drive bias. Connect this pin from +12V down to
+5V.
UGATE (Pin 1), (Pin 16 QFN)
Upper gate drive output. Connect to gate of high-side power
N-Channel MOSFET.
For the HIP6603A, this pin supplies both the upper and
lower gate drive bias. Connect this pin to either +12V or +5V.
BOOT (Pin 2), (Pin 2 QFN)
Floating bootstrap supply pin for the upper gate drive.
Connect the bootstrap capacitor between this pin and the
PHASE pin. The bootstrap capacitor provides the charge to
turn on the upper MOSFET. A resistor in series with boot
capacitor is required in certain applications to reduce ringing
on the BOOT pin. See the Internal Bootstrap Device section
under DESCRIPTION for guidance in choosing the
appropriate capacitor and resistor values.
PHASE (Pin 8), (Pin 14 QFN)
Connect this pin to the source of the upper MOSFET and the
drain of the lower MOSFET. The PHASE voltage is
monitored for adaptive shoot-through protection. This pin
also provides a return path for the upper gate drive.
Des cription
Operation
PWM (Pin 3), (Pin 3 QFN)
Designed for versatility and speed, the HIP6601A, HIP6603A
and HIP6604 dual MOSFET drivers control both high-side and
low-side N-Channel FETs from one externally provided PWM
signal.
The PWM signal is the control input for the driver. The PWM
signal can enter three distinct states during operation, see the
three-state PWM Input section under DESCRIPTION for further
details. Connect this pin to the PWM output of the controller.
The upper and lower gates are held low until the driver is
initialized. Once the VCC voltage surpasses the VCC Rising
Threshold (See Electrical Specifications), the PWM signal
takes control of gate transitions. A rising edge on PWM
initiates the turn-off of the lower MOSFET (see Timing
GND (Pin 4), (Pin 4 QFN)
Bias and reference ground. All signals are referenced to this
node.
PGND (Pin 5 QFN Package Only)
Diagram). After a short propagation delay [t
lower gate begins to fall. Typical fall times [t
provided in the Electrical Specifications section. Adaptive
shoot-through circuitry monitors the LGATE voltage and
], the
] are
PDLLGATE
This pin is the power ground return for the lower gate driver.
FLGATE
LGATE (Pin 5), (Pin 7 QFN)
Lower gate drive output. Connect to gate of the low-side
power N-Channel MOSFET.
determines the upper gate delay time [t
] based
PDHUGATE
on how quickly the LGATE voltage drops below 2.2V. This
prevents both the lower and upper MOSFETs from
conducting simultaneously or shoot-through. Once this delay
period is complete the upper gate drive begins to rise
VCC (Pin 6), (Pin 9 QFN)
Connect this pin to a +12V bias supply. Place a high quality
bypass capacitor from this pin to GND.
[t
] and the upper MOSFET turns on.
RUGATE
LVCC (Pin 10 QFN Package Only)
Lower gate driver supply voltage.
Timing Diagram
PWM
t
PDHUGATE
t
PDLUGATE
t
RUGATE
t
FUGATE
UGATE
LGATE
t
RLGATE
t
FLGATE
t
t
PDHLGATE
PDLLGATE
5
INTERSIL [ Intersil ]
