E
BYTE-WIDE SMART 5 FlashFile™ MEMORY FAMILY
Bus
Operation
Start
Command
Comments
Write
Set
Data = 60H
Addr = Block Address (Block),
Device Address (Master)
Write 60H,
Block/Device Address
Block/Master
Lock-Bit Setup
Write
Set
Data = 01H (Block),
F1H (Master)
Addr = Block Address (Block),
Device Address (Master)
Write 01H/F1H,
Block/Device Address
Block or Master
Lock-Bit Confirm
Read
Status Register Data
Read Status
Register
Check SR.7
1 = WSM Ready
0 = WSM Busy
Standby
0
SR.7 =
Repeat for subsequent lock-bit set operations.
Full status check can be done after each lock-bit set operation or after
a sequence of lock-bit set operations.
1
Write FFH after the last lock-bit set operation to place device in
read array mode.
Full Status
Check if Desired
Set Lock-Bit Complete
FULL STATUS CHECK PROCEDURE
Bus
Operation
Read Status Register
Data (See Above)
Command
Comments
Standby
Check SR.3
1 = VPP Error Detect
1
SR.3 =
0
VPP Range Error
Check SR.1
1 = Device Protect Detect
Standby
RP# = VIH
,
(Set Master Lock-Bit Operation)
RP# = VHH, Master Lock-Bit Is Set
(Set Block Lock-Bit Operation)
1
1
SR.1 =
0
Device Protect Error
Standby
Standby
Check SR.4,5
Both 1 = Command Sequence Error
Check SR.4
1 = Set Lock-Bit Reset Error
Command Sequence
Error
SR.4,5 =
0
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status
Register command in cases where multiple lock-bits are set before
full status is checked.
If error is detected, clear the Status Register before attempting retry
or other error recovery.
1
Set Lock-Bit Error
SR.4 =
0
Set Lock-Bit Successful
Figure 10. Set Block and Master Lock-Bit Flowchart
23
PRODUCT PREVIEW
INTEL [ INTEL ]
