欢迎访问ic37.com |
会员登录 免费注册
发布采购

TE28F008S5-100 参数 Datasheet PDF下载

TE28F008S5-100图片预览
型号: TE28F008S5-100
PDF下载: 下载PDF文件 查看货源
内容描述: 字节宽的SMART 5 FlashFile Memory系列4 ,8和16 MBIT [BYTE-WIDE SMART 5 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT]
分类和应用: 闪存存储内存集成电路光电二极管
文件页数/大小: 37 页 / 505 K
品牌: INTEL [ INTEL ]
 浏览型号TE28F008S5-100的Datasheet PDF文件第9页浏览型号TE28F008S5-100的Datasheet PDF文件第10页浏览型号TE28F008S5-100的Datasheet PDF文件第11页浏览型号TE28F008S5-100的Datasheet PDF文件第12页浏览型号TE28F008S5-100的Datasheet PDF文件第14页浏览型号TE28F008S5-100的Datasheet PDF文件第15页浏览型号TE28F008S5-100的Datasheet PDF文件第16页浏览型号TE28F008S5-100的Datasheet PDF文件第17页  
E
BYTE-WIDE SMART 5 FlashFile™ MEMORY FAMILY  
Table 3. Command Definitions(9)  
Bus Cycles First Bus Cycle  
Notes Oper(1) Addr(2) Data(3) Oper(1) Addr(2) Data(3)  
Second Bus Cycle  
Command  
Req’d.  
Read Array/Reset  
Read Identifier Codes  
Read Status Register  
Clear Status Register  
Block Erase  
1
2  
2
Write  
Write  
Write  
Write  
Write  
Write  
X
X
FFH  
90H  
70H  
50H  
20H  
4
Read  
Read  
IA  
X
ID  
X
SRD  
1
X
2
5
BA  
PA  
Write  
Write  
BA  
PA  
D0H  
PD  
Program  
2
5,6  
40H  
or  
10H  
Block Erase and Program  
Suspend  
1
1
5
5
Write  
Write  
X
X
B0H  
Block Erase and Program  
Resume  
D0H  
Set Block Lock-Bit  
Set Master Lock-Bit  
Clear Block Lock-Bits  
NOTES:  
2
2
2
7
7
8
Write  
Write  
Write  
BA  
X
60H  
60H  
60H  
Write  
Write  
Write  
BA  
X
01H  
F1H  
D0H  
X
X
1. Bus operations are defined in Table 2.  
2. X = Any valid address within the device.  
IA = Identifier Code Address: see Figure 5.  
BA = Address within the block being erased or locked.  
PA = Address of memory location to be programmed.  
3. SRD = Data read from status register. See Table 6 for a description of the status register bits.  
PD = Data to be programmed at location PA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).  
ID = Data read from identifier codes.  
4. Following the Read Identifier Codes command, read operations access manufacturer, device, block lock, and master lock  
codes. See Section 4.2 for read identifier code data.  
5. If the block is locked, RP# must be at VHH to enable block erase or program operations. Attempts to issue a block erase or  
program to a locked block while RP# is VIH will fail.  
6. Either 40H or 10H are recognized by the WSM as the program setup.  
7. If the master lock-bit is set, RP# must be at VHH to set a block lock-bit. RP# must be at VHH to set the master lock-bit. If the  
master lock-bit is not set, a block lock-bit can be set while RP# is V .  
IH  
8. If the master lock-bit is set, RP# must be at VHH to clear block lock-bits. The clear block lock-bits operation simultaneously  
clears all block lock-bits. If the master lock-bit is not set, the Clear Block Lock-Bits command can be done while RP# is V .  
IH  
9. Commands other than those shown above are reserved by Intel for future device implementations and should not be used.  
13  
PRODUCT PREVIEW