Fast Ethernet 10/100 Quad Transceivers — LXT974/LXT975
Figures
1
2
3
4
5
6
7
8
LXT974/975 Block Diagram ..................................................................................9
LXT974 Pin Assignments ...................................................................................10
LXT975 Pin Assignments ...................................................................................12
LXT974 Switch Application .................................................................................19
LXT975 Switch Application .................................................................................20
MII Data Interface ...............................................................................................22
Loopback Paths ..................................................................................................24
Management Interface - Read Frame Structure .................................................25
Management Interface - Write Frame Structure .................................................25
MDIO Interrupt Signaling ....................................................................................25
Hardware Interface Mode Selection ...................................................................28
LXT974/975 Auto-Negotiation Operation ...........................................................30
100BASE-TX Data Flow .....................................................................................31
100BASE-TX Frame Structure ...........................................................................31
LXT974/975 Protocol Sublayers .........................................................................33
100BASE-TX Reception with No Errors .............................................................34
100BASE-TX Reception with Invalid Symbol .....................................................34
100BASE-TX Transmission with No Errors ........................................................34
100BASE-TX Transmission with Collision ..........................................................34
Typical LXT974 Twisted-Pair Single RJ-45 Modular Application .......................44
Typical LXT975 Twisted-Pair Stacked RJ-45 Modular Application ....................45
LXT974/975 Power and Ground Connections ....................................................46
Typical Twisted-Pair Interface and Supply Filtering ...........................................47
Typical Fiber Interface ........................................................................................48
Typical MII Interface ...........................................................................................49
MII - 100BASE-TX Receive Timing ....................................................................53
MII - 100BASE-TX Transmit Timing ...................................................................54
MII - 100BASE-FX Receive Timing ....................................................................55
MII - 100BASE-FX Transmit Timing ...................................................................56
MII - 10BASE-T Receive Timing ........................................................................57
MII - 10BASE-T Transmit Timing .......................................................................58
10BASE-T SQE (Heartbeat) Timing ...................................................................58
10BASE-T Jab and Unjab Timing ......................................................................59
Auto Negotiation and Fast Link Pulse Timing ....................................................60
Fast Link Pulse Timing .......................................................................................60
MDIO Timing when Sourced by STA .................................................................61
MDIO Timing When Sourced by PHY ................................................................61
Power Down Timing ...........................................................................................62
Serial LED Timing ..............................................................................................62
PHY Identifier Bit Mapping ..................................................................................66
LXT974/975 Package Specification ...................................................................73
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Datasheet
5
INTEL [ INTEL ]
