欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM1270GF100I4N 参数 Datasheet PDF下载

EPM1270GF100I4N图片预览
型号: EPM1270GF100I4N
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash PLD, PBGA100, 11 X 11 MM, 1 MM PITCH, LEAD FREE, FBGA-100]
分类和应用: 输入元件可编程逻辑
文件页数/大小: 98 页 / 1060 K
品牌: INTEL [ INTEL ]
 浏览型号EPM1270GF100I4N的Datasheet PDF文件第28页浏览型号EPM1270GF100I4N的Datasheet PDF文件第29页浏览型号EPM1270GF100I4N的Datasheet PDF文件第30页浏览型号EPM1270GF100I4N的Datasheet PDF文件第31页浏览型号EPM1270GF100I4N的Datasheet PDF文件第33页浏览型号EPM1270GF100I4N的Datasheet PDF文件第34页浏览型号EPM1270GF100I4N的Datasheet PDF文件第35页浏览型号EPM1270GF100I4N的Datasheet PDF文件第36页  
Global Signals  
Figure 2–14. Global Clock Network  
Note (1)  
LAB Column  
clock[3..0]  
I/O Block Region  
4
4
4
4
4
4
4
4
LAB Column  
clock[3..0]  
I/O Block Region  
I/O Block Region  
UFM Block (2)  
CFM Block  
Notes to Figure 2–14:  
(1) LAB column clocks in I/O block regions provide high fan-out output enable signals.  
(2) LAB column clocks drive to the UFM block.  
2–22  
Core Version a.b.c variable  
Altera Corporation  
August 2006  
MAX II Device Handbook, Volume 1  
 复制成功!