欢迎访问ic37.com |
会员登录 免费注册
发布采购

5CSEMA5F31C8N 参数 Datasheet PDF下载

5CSEMA5F31C8N图片预览
型号: 5CSEMA5F31C8N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 85000-Cell, CMOS, PBGA896, ROHS COMPLIANT, FBGA-896]
分类和应用: 可编程逻辑
文件页数/大小: 93 页 / 999 K
品牌: INTEL [ INTEL ]
 浏览型号5CSEMA5F31C8N的Datasheet PDF文件第13页浏览型号5CSEMA5F31C8N的Datasheet PDF文件第14页浏览型号5CSEMA5F31C8N的Datasheet PDF文件第15页浏览型号5CSEMA5F31C8N的Datasheet PDF文件第16页浏览型号5CSEMA5F31C8N的Datasheet PDF文件第18页浏览型号5CSEMA5F31C8N的Datasheet PDF文件第19页浏览型号5CSEMA5F31C8N的Datasheet PDF文件第20页浏览型号5CSEMA5F31C8N的Datasheet PDF文件第21页  
Cyclone V Device Datasheet  
CV-51002 | 2018.05.07  
Pin Capacitance  
Table 12.  
Pin Capacitance for Cyclone V Devices  
Symbol  
Description  
Input capacitance on top and bottom I/O pins  
Maximum  
Unit  
pF  
CIOTB  
CIOLR  
COUTFB  
6
6
6
Input capacitance on left and right I/O pins  
pF  
Input capacitance on dual-purpose clock output and feedback pins  
pF  
Hot Socketing  
Table 13.  
Hot Socketing Specifications for Cyclone V Devices  
Symbol  
Description  
Maximum  
Unit  
μA  
IIOPIN (DC)  
DC current per I/O pin  
AC current per I/O pin  
300  
8(15)  
100  
50  
IIOPIN (AC)  
mA  
mA  
mA  
IXCVR-TX (DC)  
IXCVR-RX (DC)  
DC current per transceiver transmitter (TX) pin  
DC current per transceiver receiver (RX) pin  
Internal Weak Pull-Up Resistor  
All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.  
(15)  
The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C dv/dt, in which C is the I/O pin capacitance and  
dv/dt is the slew rate.  
Cyclone V Device Datasheet  
Send Feedback  
17  
 复制成功!