欢迎访问ic37.com |
会员登录 免费注册
发布采购

5AGXMA1D6F27C6N 参数 Datasheet PDF下载

5AGXMA1D6F27C6N图片预览
型号: 5AGXMA1D6F27C6N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 500MHz, 75000-Cell, CMOS, PBGA672, ROHS COMPLIANT, FBGA-672]
分类和应用: 可编程逻辑
文件页数/大小: 182 页 / 2239 K
品牌: INTEL [ INTEL ]
 浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第173页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第174页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第175页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第176页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第178页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第179页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第180页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第181页  
AV-51002  
2015.12.16  
2-75  
Glossary  
Term  
Definition  
Single-Ended Waveform  
Positive Channel (p) = V  
OH  
V
OD  
Negative Channel (n) = V  
Ground  
OL  
V
CM  
Differential Waveform  
V
OD  
p - n = 0 V  
V
OD  
fHSCLK  
fHSDR  
Left and right PLL input clock frequency.  
High-speed I/O block—Maximum and minimum LVDS data transfer rate  
(fHSDR = 1/TUI), non-DPA.  
fHSDRDPA  
J
High-speed I/O block—Maximum and minimum LVDS data transfer rate  
(fHSDRDPA = 1/TUI), DPA.  
High-speed I/O block—Deserialization factor (width of parallel data bus).  
Arria V GZ Device Datasheet  
Send Feedback  
Altera Corporation  
 复制成功!