欢迎访问ic37.com |
会员登录 免费注册
发布采购

5AGXMA1D6F27C6N 参数 Datasheet PDF下载

5AGXMA1D6F27C6N图片预览
型号: 5AGXMA1D6F27C6N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 500MHz, 75000-Cell, CMOS, PBGA672, ROHS COMPLIANT, FBGA-672]
分类和应用: 可编程逻辑
文件页数/大小: 182 页 / 2239 K
品牌: INTEL [ INTEL ]
 浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第118页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第119页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第120页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第121页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第123页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第124页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第125页浏览型号5AGXMA1D6F27C6N的Datasheet PDF文件第126页  
AV-51002  
2015.12.16  
2-20  
I/O Standard Specifications  
VCCIO (V) (127)  
VID (mV) (128)  
Condition  
VICM(DC) (V)  
Condition  
VOD (V) (129)  
Typ  
VOCM (V) (129)  
I/O Standard  
Min  
Typ  
Max  
Min  
Max  
Min  
Max  
Min  
Max  
Min  
Typ  
Max  
RSDS  
(HIO)  
2.375  
2.5  
2.625  
100  
VCM  
=
0.3  
1.4  
0.1  
0.2  
0.6  
0.5  
1.2  
1.4  
1.25 V  
(132)  
Mini-  
LVDS  
2.375  
2.5  
2.625  
200  
600  
0.4  
1.325  
0.25  
0.6  
1
1.2  
1.4  
(HIO)  
(133)  
300  
300  
0.6  
1
DMAX  
1.8  
1.6  
700 Mbps  
LVPECL  
(134) (135)  
,
DMAX  
700 Mbps  
>
Related Information  
Glossary on page 2-74  
(127)  
(128)  
(129)  
(132)  
(133)  
(134)  
(135)  
Differential inputs are powered by VCCPD which requires 2.5 V.  
The minimum VID value is applicable over the entire common mode range, VCM.  
RL range: 90 ≤ RL ≤ 110 Ω.  
For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.  
For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.  
LVPECL is only supported on dedicated clock input pins.  
For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and  
0.45 V to 1.95 V for data rate below 700 Mbps.  
Arria V GZ Device Datasheet  
Send Feedback  
Altera Corporation  
 复制成功!