Features
7
7.1
Features
Power-On Configuration Options
Several configuration options can be configured by hardware. The Dual-Core Intel Xeon
Processor 5000 series samples its hardware configuration at reset, on the active-to-
inactive transition of RESET#. For specifics on these options, please refer to
The sampled information configures the processor for subsequent operation. These
configuration options cannot be changed except by another reset. All resets reconfigure
the processor, for reset configuration purposes, the processor does not distinguish
between a “warm” reset (PWRGOOD signal remains asserted during reset) and a
“power-on” reset.
Table 7-1.
Power-On Configuration Option Lands
Configuration Option
Output tri state
Execute BIST (Built-In Self Test)
In Order Queue de-pipelining (set IOQ depth to
1)
Disable MCERR# observation
Disable BINIT# observation
Disable bus parking
Symmetric agent arbitration ID
Force single logical processor
Notes:
1.
2.
3.
Asserting this signal during RESET# will select the corresponding option.
Address pins not identified in this table as configuration options should not be asserted during RESET#.
This mode is not tested.
Land Name
Notes
1,2
1,2
1,2
1,2
1,2
1,2
1,2
1,2,3
SMI#
A3#
A7#
A9#
A10#
A15#
BR[1:0]#
A31#
7.2
Clock Control and Low Power States
The Dual-Core Intel Xeon Processor 5000 series support the Enhanced HALT
Powerdown state in addition to the HALT Powerdown state and Stop-Grant states to
reduce power consumption by stopping the clock to internal sections of the processor,
depending on each particular state. See
for a visual representation of the
processor low power states.
The Enhanced HALT state is enabled by default in the Dual-Core Intel Xeon Processor
5000 series. The Enhanced HALT state must remain enabled via the BIOS for the
processor to remain within its specifications. For processors that are already running at
the lowest core to bus ratio for its nominal operating point, the processor will transition
to the HALT Powerdown state instead of the Enhanced HALT state.
The Stop Grant state requires chipset and BIOS support on multiprocessor systems. In
a multiprocessor system, all the STPCLK# signals are bussed together, thus all
processors are affected in unison. The Hyper-Threading Technology feature adds the
conditions that all logical processors share the same STPCLK# signal internally. When
the STPCLK# signal is asserted, the processor enters the Stop Grant state, issuing a
Stop Grant Special Bus Cycle (SBC) for each processor or logical processor. The chipset
Dual-Core Intel® Xeon® Processor 5000 Series Datasheet
83
INTEL [ INTEL CORPORATION ]
