欢迎访问ic37.com |
会员登录 免费注册
发布采购

320 参数 Datasheet PDF下载

320图片预览
型号: 320
PDF下载: 下载PDF文件 查看货源
内容描述: 赛扬D处理器 [Celeron D Processor]
分类和应用:
文件页数/大小: 82 页 / 1743 K
品牌: INTEL [ INTEL ]
 浏览型号320的Datasheet PDF文件第68页浏览型号320的Datasheet PDF文件第69页浏览型号320的Datasheet PDF文件第70页浏览型号320的Datasheet PDF文件第71页浏览型号320的Datasheet PDF文件第73页浏览型号320的Datasheet PDF文件第74页浏览型号320的Datasheet PDF文件第75页浏览型号320的Datasheet PDF文件第76页  
Features  
6.2.5  
Sleep State—State 5  
The Sleep state is a very low power state in which the processor maintains its context, maintains  
the phase-locked loop (PLL), and has stopped all internal clocks. The Sleep state can only be  
entered from Stop-Grant state. Once in the Stop-Grant state, the processor will enter the Sleep state  
upon the assertion of the SLP# signal. The SLP# pin should only be asserted when the processor is  
in the Stop Grant state. SLP# assertions while the processor is not in the Stop Grant state is out of  
specification and may result in erroneous processor operation.  
Snoop events that occur while in Sleep state or during a transition into or out of Sleep state will  
cause unpredictable behavior.  
In the Sleep state, the processor is incapable of responding to snoop transactions or latching  
interrupt signals. No transitions or assertions of signals (with the exception of SLP# or RESET#)  
are allowed on the FSB while the processor is in Sleep state. Any transition on an input signal  
before the processor has returned to Stop-Grant state will result in unpredictable behavior.  
If RESET# is driven active while the processor is in the Sleep state, and held active as specified in  
the RESET# pin specification, then the processor will reset itself, ignoring the transition through  
Stop-Grant state. If RESET# is driven active while the processor is in the Sleep state, the SLP# and  
STPCLK# signals should be de-asserted immediately after RESET# is asserted to ensure the  
processor correctly executes the reset sequence.  
Once in the Sleep state, the SLP# pin must be de-asserted if another asynchronous FSB event needs  
to occur. The SLP# pin has a minimum assertion of one BCLK period.  
When the processor is in the Sleep state, it does not respond to interrupts or snoop transactions.  
§
72  
Datasheet