欢迎访问ic37.com |
会员登录 免费注册
发布采购

TN80C186XL25 参数 Datasheet PDF下载

TN80C186XL25图片预览
型号: TN80C186XL25
PDF下载: 下载PDF文件 查看货源
内容描述: 16位微控制器 [16-Bit Microcontroller]
分类和应用: 微控制器外围集成电路装置动态存储器时钟
文件页数/大小: 75 页 / 1318 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号TN80C186XL25的Datasheet PDF文件第27页浏览型号TN80C186XL25的Datasheet PDF文件第28页浏览型号TN80C186XL25的Datasheet PDF文件第29页浏览型号TN80C186XL25的Datasheet PDF文件第30页浏览型号TN80C186XL25的Datasheet PDF文件第32页浏览型号TN80C186XL25的Datasheet PDF文件第33页浏览型号TN80C186XL25的Datasheet PDF文件第34页浏览型号TN80C186XL25的Datasheet PDF文件第35页  
IA186XL/IA188XL  
16-Bit Microcontrollers  
Data Sheet  
July 6, 2011  
2.3  
IA188XL Pin/Signal Descriptions  
Descriptions of the pin and signal functions for the IA188XL microcontroller are provided in  
Table 8.  
Several of the IA188XL pins have different functions depending on the operating mode of the  
device. Each of the different signals supported by a pin is listed and defined in Table 8, indexed  
alphabetically in the first column of the table. Additionally, the name of the pin associated with  
the signal as well as the pin numbers for the PLCC, QFP, and LQFP packages are provided in the  
“Pin” column.  
Table 8. IA188XL Pin/Signal Descriptions  
Pin  
Signal  
a1  
a2  
Name  
pcs5_n/a1  
pcs6_n/a2  
a16/s3  
a17/s4  
a18/s5  
a19/s6  
ad0  
PLCC  
31  
32  
68  
67  
66  
65  
17  
15  
13  
11  
8
6
4
2
16  
14  
12  
10  
7
PQFP  
48  
47  
3
LQFP  
65  
64  
21  
22  
23  
24  
1
3
6
8
12  
14  
16  
18  
2
5
7
9
13  
15  
17  
19  
Description  
Latched address bit a1. Output.  
Latched address bit a2. Output.  
a16  
a17  
a18  
a19  
ad0  
ad1  
ad2  
ad3  
ad4  
ad5  
ad6  
ad7  
a8  
address bits 1619. Output.  
These pins provide the four most-significant  
bits of the Address Bus during T1 only. During  
T2, T3, TW and T4 they provide bus status.  
4
5
6
64  
66  
68  
70  
74  
76  
78  
80  
65  
67  
69  
71  
75  
77  
79  
1
address/data bits 0 - 15. Input/Output.  
These pins provide the multiplexed Address  
Bus and Data Bus. During the address  
portion of the IA188XL bus cycle, address bits  
0 through 15 are presented on the bus and  
can be latched using the ale signal (see next  
table entry). During the data portion of the  
IA188XL bus cycle, data are present on these  
lines.  
ad1  
ad2  
ad3  
ad4  
ad5  
ad6  
ad7  
a8  
a9  
a10  
a11  
a12  
a13  
a14  
a15  
valid address information is provided for the  
entire bus cycle  
a9  
a10  
a11  
a12  
a13  
a14  
a15  
5
3
1
®
IA211080711-09  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.Innovasic.com  
Customer Support:  
Page 31 of 75  
1-888-824-4184  
 
 复制成功!