欢迎访问ic37.com |
会员登录 免费注册
发布采购

IA82527PLC44AR2 参数 Datasheet PDF下载

IA82527PLC44AR2图片预览
型号: IA82527PLC44AR2
PDF下载: 下载PDF文件 查看货源
内容描述: 串行通信Controllerâ ???? CAN协议 [Serial Communications Controller—CAN Protocol]
分类和应用: 外围集成电路局域网通信时钟
文件页数/大小: 58 页 / 1454 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号IA82527PLC44AR2的Datasheet PDF文件第12页浏览型号IA82527PLC44AR2的Datasheet PDF文件第13页浏览型号IA82527PLC44AR2的Datasheet PDF文件第14页浏览型号IA82527PLC44AR2的Datasheet PDF文件第15页浏览型号IA82527PLC44AR2的Datasheet PDF文件第17页浏览型号IA82527PLC44AR2的Datasheet PDF文件第18页浏览型号IA82527PLC44AR2的Datasheet PDF文件第19页浏览型号IA82527PLC44AR2的Datasheet PDF文件第20页  
IA82527  
Data Sheet  
CAN Serial Communications Controller  
December 20, 2012  
Table 3. Pin/Signal Descriptions (Continued)  
Pin  
Signal  
ale  
Name  
ale/as  
PLCC PQFP  
Description  
5
43  
address latch enable. Input. Active High. Mode 0 and  
Mode 1. When the IA82527 is configured to operate in  
either the 8-bit multiplexed Intel architecture mode  
(Mode 0) or the 16-bit multiplexed Intel architecture  
mode (Mode 1), this signal latches the address into the  
device during the address phase of the bus cycle.  
as  
ale/as  
5
43  
address strobe. Input. Active High. Mode 2. When  
the IA82527 is configured to operate in the 8-bit  
multiplexed non-Intel architecture mode (Mode 2), this  
signal latches the address into the device during the  
address phase of the bus cycle.  
If the IA82527 is configured to operate in Mode 3 (8-bit  
non-multiplexed non-Intel architecture), this pin must  
be tied high.  
clkout  
clkout  
27  
21  
clock out. Output (push-pull). This output provides a  
programmable clock frequency. The frequency is set  
via the Clockout Register (1FH) and can range from  
the frequency of the xtal (crystal) input to xtal/n, where  
n can be an integer value from 2 through 15. This  
output allows the IA82527 to clock other devices such  
as the host CPU.  
For 3.3V operation the crystal or external oscillator  
must run at <=12 MHz to produce clock output.  
cp  
a1/ad1/cp  
cs_n  
3
8
41  
2
clock phase. Input. Serial Interface Mode. When this  
input is a logic 0, data is sampled on the rising edge of  
sclk. When this input is a logic 1, data is sampled on  
the falling edge of sclk.  
cs_n  
chip select. Input. Active Low (Modes 0–3);  
Selectable Active Level (Serial Interface Mode). When  
the IA82527 is configured to operate in one of the  
parallel interface modes (Modes 0–3) or the Serial  
Interface Mode, this input, during its active state,  
selects the device allowing CPU access.  
For Serial Interface Mode operation, the active state is  
selectable (i.e., either high or low) via the IA8257 csas  
pin.  
csas  
a2/ad2/csas  
2
40  
chip select active state. Input. Serial Interface Mode.  
When this input is a logic 0, the cs_n input is  
configured to function active low. When this input is a  
logic 1, the cs_n input is configured to function active  
high.  
IA211080504-07  
http://www.innovasic.com  
Customer Support:  
Page 16 of 58  
(888) 824-4184  
 复制成功!