欢迎访问ic37.com |
会员登录 免费注册
发布采购

IA80C152JD 参数 Datasheet PDF下载

IA80C152JD图片预览
型号: IA80C152JD
PDF下载: 下载PDF文件 查看货源
内容描述: 通用通信控制器 [UNIVERSAL COMMUNICATIONS CONTROLLER]
分类和应用: 通信控制器
文件页数/大小: 32 页 / 234 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号IA80C152JD的Datasheet PDF文件第1页浏览型号IA80C152JD的Datasheet PDF文件第2页浏览型号IA80C152JD的Datasheet PDF文件第3页浏览型号IA80C152JD的Datasheet PDF文件第4页浏览型号IA80C152JD的Datasheet PDF文件第6页浏览型号IA80C152JD的Datasheet PDF文件第7页浏览型号IA80C152JD的Datasheet PDF文件第8页浏览型号IA80C152JD的Datasheet PDF文件第9页  
Page 5 of 32  
IA80C152  
Preliminary Data Sheet  
UNIVERSAL COMMUNICATIONS CONTROLLER  
I/O Signal Description  
Table 2 below describes the I/O characteristics for each signal on the IC. The signal names  
correspond to the signal names on the pinout diagrams provided above. (!) Denotes active Low.  
Table 2 - I/O Signal Descriptions  
Signal Name  
Description  
!EA  
External Access enable. Since there is no internal ROM in the  
80C152, this signal has no function in the JA and JC versions. For  
the JB and JD versions, controls program memory fetch locations.  
E-bus Program Store ENable. When EBEN is 1, this signal is the  
read strobe for external program memory.  
!EPSEN  
!PSEN  
Program Store ENable. When EBEN is 0, this signal is the read  
strobe for external program memory.  
!RESET  
Reset. When this signal is low for 3 machine cycles, the device is put  
into reset. The GSC may continue transmitting after reset is applied.  
An internal pull-up allow the use of an external capacitor to generate  
a power-on reset.  
ALE  
EBEN  
Address Latch Enable. Latches the low-byte of external memory.  
E-Bus ENable. In conjunction with EA, EBEN designates program  
memory fetches from either Port 0,2 or Port 5,6.  
P0.0  
P0.1  
P0.2  
P0.3  
P0.4  
P0.5  
P0.6  
P0.7  
Port 0 - open drain 8-bit bi-directional port that bit addressable and  
can drive up to 8 LS TTL inputs. The port signals can be used as  
high impedance inputs.  
This port also provides the low-byte of the multiplexed address and  
data bus depending on the state of !EBEN.  
P1.0 - GRXD, GSC Receive  
P1.1 - GTXD, GSC Transmit  
P1.2 - !DEN, Driver Enable  
P1.3 - !TXC, External Transmit Clock  
Port 1 - 8-bit bi-directional port that is bit addressable. To use a port  
signal as an input, write a 1 to the port location. Internal pull-ups pull  
the input high and source current when the input is driven low. To  
use a port signal as an output, a 1 or 0 written to the port location is  
presented at the output.  
P1.4 - !RXC, External Receive Clock  
P1.5 - !HLD, DMA Hold  
P1.6 - !HLDA, DMA Hold Acknowledge  
P1.7  
Port signals in this port also serve as I/O for 80C152 functions.  
These I/O signals are defined next to the port name.  
P2.0  
P2.1  
P2.2  
P2.3  
Port 2 - 8-bit bi-directional port that is bit addressable. To use a port  
signal as an input, write a 1 to the port location. Internal pull-ups pull  
the input high and source current when the input is driven low. To  
use a port signal as an output, a 1 or 0 written to the port location is  
presented at the output.  
P2.4  
P2.5  
P2.6  
P2.7  
This port also provides the high-byte of the multiplexed address and  
data bus depending on the state of !EBEN.  
P3.0 - RXD, UART Receive  
P3.1 - TXD, UART Transmit  
P3.2 - !INT0, External Interrupt 0  
P3.3 - !INT1, External Interrupt 1  
P3.4 - T0, Timer 0 External Input  
P3.5 - T1, Timer 1 External Input  
P3.6 - !WR, External Data Memory Write Strobe  
P3.7 - !RD, External Data Memory Read Strobe  
P4.0  
Port 3 - 8-bit bi-directional port that is bit addressable. To use a port  
signal as an input, write a 1 to the port location. Internal pull-ups pull  
the input high and source current when the input is driven low. To  
use a port signal as an output, a 1 or 0 written to the port location is  
presented at the output.  
Port signals in this port also serve as I/O for 80C152 functions.  
These I/O signals are defined next to the port name.  
Port 4 - 8-bit bi-directional port that is bit addressable. To use a port  
signal as an input, write a 1 to the port location. Internal pull-ups pull  
the input high and source current when the input is driven low. To  
P4.1  
P4.2  
Copyright ã 2000  
innovASIC  
[_________The End of Obsolescenceä