IA186ES/IA188ES
Data Sheet
8-Bit/16-Bit Microcontrollers
November 15, 2011
ACRONYMS AND ABBREVIATIONS
AMD
BIC
CDRAM
CSC
Advanced Micro Devices
Bus Interface and Control
Count for Dynamic RAM
Chip Selects and Control
Disable Address
DA
DMA
EOI
Direct Memory Access
End of Interrupt
INSERV
ISR
LMCS
MC
In-Service
Interrupt Service Routine
Low-Memory Chip Select
Maximum Count
MDRAM
MILES™
MMCS
NMI
Memory Partition for Dynamic RAM
Managed IC Lifetime Extension System
Midrange Memory Chip Select
nonmaskable interrupt
PCB
PIO
peripheral control block
programmable I/O
PLL
phase-lock-loop
POR
power-on reset
PQFP
PSRAM
RCU
Plastic Quad Flat Package
Pseudo-Static RAM
Refresh Control Unit
RoHS
SFNM
SYSCON
TQFP
UART
UMCS
WDT
Restriction of Hazardous Substances
Special Fully Nested mode
System Configuration Register
Thin Quad Flat Package
Universal Asynchronous Receiver-Transmitter
Upper Memory Chip Select
Watchdog Timer
®
IA211050902-19
UNCONTROLLED WHEN PRINTED OR COPIED
http://www.innovasic.com
Customer Support:
Page 14 of 154
1-888-824-4184
INNOVASIC [ INNOVASIC, INC ]
