欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM186EM-25VIW 参数 Datasheet PDF下载

AM186EM-25VIW图片预览
型号: AM186EM-25VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 146 页 / 1574 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM186EM-25VIW的Datasheet PDF文件第67页浏览型号AM186EM-25VIW的Datasheet PDF文件第68页浏览型号AM186EM-25VIW的Datasheet PDF文件第69页浏览型号AM186EM-25VIW的Datasheet PDF文件第70页浏览型号AM186EM-25VIW的Datasheet PDF文件第72页浏览型号AM186EM-25VIW的Datasheet PDF文件第73页浏览型号AM186EM-25VIW的Datasheet PDF文件第74页浏览型号AM186EM-25VIW的Datasheet PDF文件第75页  
IA186EM/IA188EM  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
February 25, 2011  
LMCS Block-Size Programming Values  
Memory Ending  
Block Size Address UB2UB0  
64K  
0FFFFh  
1FFFFh  
3FFFFh  
7FFFFh  
000b  
001b  
011b  
111b  
128K  
256K  
512K  
Bits [118]Reserved Set to 1.  
Bit [7]DA Disable Address. When set to 1, the address bus is disabled, providing  
some measure of power saving. When 0, the address is driven onto the address bus  
ad15ad0 during the address phase of a bus cycle. This bit is set to 0 at reset.  
If bhe_n/aden_n (IA186EM) is held at 0 during the rising edge of res_n, the address  
bus is always driven, regardless of the setting of DA.  
Bit [6]PSE PSRAM Mode Enable. When set to 1, PSRAM support for the lcs_n  
chip select memory space is enabled. The EDRAM, MDRAM, and CDRAM RCU  
registers must be configured for auto refresh before PSRAM support is enabled. Setting  
the enable bit (EN) in the enable RCU register (EDRAM, offset e4h) configures the  
mcs3_n/rfsh_n as rfsh_n.  
Bits [53]Reserved Set to 1.  
Bit [2]R2 Ready Mode. When set to 1, the external ready is ignored. When 0, it is  
required. The value of R1R0 bits determines the number of wait states inserted.  
Bits [10]R1R0 Wait-State Value. The value of these bits determines the number  
of wait states inserted into an access to the lcs_n memory area. This number ranges from  
0 to 3 (R1R0 = 00b to 11b).  
5.1.18 UMCS (0a0h)  
The Upper Memory Chip Select Register configures the UMCS pin, used for the top of memory.  
On reset, the first fetch takes place at memory location FFFF0h and thus this area of memory is  
usually used for instruction memory. The ucs_n defaults to an active state at reset with a  
memory range of 64 Kbytes (F0000h to FFFFFh), external ready required, and three wait states  
automatically inserted. The upper end of the memory range always ends at FFFFFh. The lower  
end of this upper memory range is programmable. The value of the UMCS register is F03Bh at  
reset (see Table 34).  
®
IA211050831-19  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.Innovasic.com  
Customer Support:  
Page 71 of 146  
1-888-824-4184  
 复制成功!