欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM186EM-25VIW 参数 Datasheet PDF下载

AM186EM-25VIW图片预览
型号: AM186EM-25VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 146 页 / 1574 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM186EM-25VIW的Datasheet PDF文件第65页浏览型号AM186EM-25VIW的Datasheet PDF文件第66页浏览型号AM186EM-25VIW的Datasheet PDF文件第67页浏览型号AM186EM-25VIW的Datasheet PDF文件第68页浏览型号AM186EM-25VIW的Datasheet PDF文件第70页浏览型号AM186EM-25VIW的Datasheet PDF文件第71页浏览型号AM186EM-25VIW的Datasheet PDF文件第72页浏览型号AM186EM-25VIW的Datasheet PDF文件第73页  
IA186EM/IA188EM  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
February 25, 2011  
1-Mbyte address space. These chip selects may also be configured to access the 64-Kbyte  
I/O space.  
Programming the Peripheral Chip Selects uses the Peripheral Chip Select (PACS) and the pcs_n  
and mcs_n Auxiliary (MPCS) registers. The PACS register establishes the base address,  
configures the ready mode, and determines the number of wait states for the pcs3_npcs0_n  
outputs.  
The MPCS register configures the pcs6_npcs5_n pins to be either chip selects or address pins  
a1 and a2. When these pins are configured as chip selects, the MPCS register determines the  
ready and wait states for these output pins and whether they are active during memory or I/O bus  
cycles. These pins are activated as chip selects by writing to the two registers (PACS and  
MPCS). They are not active on reset. To configure and activate them as address pins, it is  
necessary to write to both the PACS and MPCS registers. Pins pcs6_npcs5_n can be  
configured for 0 to 3 wait states and pcs3_npcs0_n can be programmed for 0 to 15 wait states.  
The value of the PACS register is undefined at reset (see Table 32).  
Table 32. Peripheral Chip Select Register  
15 14 13 12 11 10  
9
8
7
6
5
4
3
2
1
0
BA19BA11  
Reserved R3 R2 R1R0  
Bits [157]BA19BA11 Base Address bits correspond to Bits [1911] of the 20-bit  
programmable base address of the peripheral chip select block and determine the base  
address. Because I/O addresses are only 16 bits wide, if the pcs_n chip selects are  
mapped to I/O space, these bits must be set to 0000b. The pcs address ranges are shown  
below.  
Address Ranges of pcs Chip Selects  
Range  
pcs_n Line  
pcs0_n  
pcs1_n  
pcs2_n  
pcs3_n  
Reserved  
pcs5_n  
pcs6_n  
Low  
High  
Base Address  
Base Address + 256  
Base Address + 512  
Base Address + 768  
NA  
Base Address + 255  
Base Address + 511  
Base Address + 767  
Base Address + 1023  
NA  
Base Address + 1280 Base Address  
Base Address + 1536 Base Address  
Bits [64]Reserved Set to 1.  
Bit [3]R3 Wait State Value. See pcs3_npcs0_n Wait-State Encoding shown below.  
®
IA211050831-19  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.Innovasic.com  
Customer Support:  
Page 69 of 146  
1-888-824-4184  
 复制成功!