IA186EM/IA188EM
Data Sheet
8-Bit/16-Bit Microcontrollers
February 25, 2011
5.1.1 RELREG (0feh)
The Peripheral Control Block RELocation REGister maps the entire Peripheral Control Block
Register Bank to either I/O or memory space. In addition, RELREG contains a bit that places
the interrupt controller in either master or slave mode. The RELREG contains 20ffh at reset (see
Table 17).
Table 17. Peripheral Control Block Relocation Register
15
14
13
12
11 10
9
8
7
6
5
4
3
2
1
0
Reserved S/Mn Reserved IO/Mn
RA19– RA8
Bit [15]—Reserved.
Bit [14]—S/Mn → When set to 1, this bit places the interrupt controller into slave mode.
When 0, it is in master mode.
Bit [13]—Reserved.
Bit [12]—IO/Mn → When set to 1, the Peripheral Control Block is mapped into memory
space. When 0, this bit maps the Peripheral Control Block Register Bank into IO space.
Bits [11–0]—RA19–RA8 → Sets the base address (upper 12 bits) of the Peripheral
Control Block Register Bank. RA7–RA0 default to 0. When Bit [12] (IO/Mn) is set to 1,
RA19–RA16 are ignored.
5.1.2 RESCON (0f6h)
The RESet CONfiguration Register latches user-defined information present at specified pins at
the rising edge of reset. The contents of this register are read-only and remain valid until the
next reset. The RESCON contains user-defined information at reset (see Table 18).
Table 18. Reset Configuration Register
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
RC15–RC0
Bits [15–0]—RC15–RC0 → At the rising edge of reset, the values of specified pins
(ad15–ad0 for the IA186EM and ao15–ao8 and ad7–ad0 for the IA188EM) are latched
into this register.
5.1.3 PRL (0f4h)
The Processor Release Level Register contains a code corresponding to the latest processor
production release. The PRL is a Read-Only Register. The PRL contains 0400h (see Table 19).
®
IA211050831-19
UNCONTROLLED WHEN PRINTED OR COPIED
http://www.Innovasic.com
Customer Support:
Page 59 of 146
1-888-824-4184
INNOVASIC [ INNOVASIC, INC ]
