欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM186EM-25VIW 参数 Datasheet PDF下载

AM186EM-25VIW图片预览
型号: AM186EM-25VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 146 页 / 1574 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM186EM-25VIW的Datasheet PDF文件第41页浏览型号AM186EM-25VIW的Datasheet PDF文件第42页浏览型号AM186EM-25VIW的Datasheet PDF文件第43页浏览型号AM186EM-25VIW的Datasheet PDF文件第44页浏览型号AM186EM-25VIW的Datasheet PDF文件第46页浏览型号AM186EM-25VIW的Datasheet PDF文件第47页浏览型号AM186EM-25VIW的Datasheet PDF文件第48页浏览型号AM186EM-25VIW的Datasheet PDF文件第49页  
IA186EM/IA188EM  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
February 25, 2011  
4.2  
Clock and Power Management  
A phase-lock-loop (PLL) and a second programmable system clock output (clkoutb) are included  
in the clock and power management unit. The internal clock is the same frequency as the crystal  
but with a duty cycle of 45% to 55 %, as a worst case, generated by the PLL obviating the need  
for an x2 external clock. A POR resets the PLL (see Figure 8).  
C1  
Recommended  
x1  
range of values for  
C1 and C2 are:  
IA186EM/  
IA188EM  
C1 = 15 pF ±20%  
C2 = 22 pF ±20%  
x2  
C2  
Crystal  
Figure 8. Crystal Configuration  
4.3  
System Clocks  
If required, the internal oscillator can be driven by an external clock source that should be  
connected to x1, leaving x2 unconnected.  
The clock outputs clkouta and clkoutb may be enabled or disabled individually (Power-Save  
Control register (PDCON) Bits [118]). These clock control bits allow one clock output to run  
at PLL frequency and the other to run at the power-save frequency (see Figure 9).  
®
IA211050831-19  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.Innovasic.com  
Customer Support:  
Page 45 of 146  
1-888-824-4184