欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

SAK-TC399XP-256F300S BC图片预览
型号: SAK-TC399XP-256F300S BC
PDF下载: 下载PDF文件 查看货源
内容描述: [Infineon releases its second generation AURIX microcontroller in embedded flash 40 nm technology. It comes back with an increase in performance, memory sizes, connectivity and more scalability to address the new automotive trends and challenges. This family has more than 20 products to provide the most scalable portfolio of safety microcontrol­ler. In terms of performance, the highest end product TC39x offers 6 cores running at 300 MHz and up to 6.9 MBytes embedded RAM, and consuming below 2 W. ]
分类和应用:
文件页数/大小: 548 页 / 21256 K
品牌: INFINEON [ Infineon ]
 浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第4页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第5页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第6页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第7页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第9页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第10页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第11页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第12页  
TC39x BC/BD-Step  
Summary of Features  
One Generic Timer Module (GTM) providing a powerful set of digital signal filtering and timer functionality  
to realize autonomous and complex Input/Output management  
One Capture / Compare 6 module (Two kernels CCU60 and CCU61)  
One General Purpose 12 Timer Unit (GPT120)  
4 channel Peripheral Sensor Interface conforming to V1.3 (PSI5)  
1 Peripheral Sensor Interface with Serial PHY (PSI5-S)  
2 Inter-Integrated Circuit Bus Interface (I2C) conforming to V2.1  
1 IEEE802.3 Ethernet MAC with RMII and MII interfaces (ETH)  
1 external Bus interface (EBU)  
Versatile Successive Approximation ADC (VADC)  
Cluster of 20 independent ADC kernels  
Input voltage range from 0 V to 5.5V (ADC supply)  
Delta-Sigma ADC (DSADC)  
14 channels  
Digital programmable I/O ports  
On-chip debug support for OCDS Level 1 (CPUs, DMA, On Chip Buses)  
multi-core debugging, real time tracing, and calibration  
four/five wire JTAG (IEEE 1149.1) or DAP (Device Access Port) interface  
Power Management System and on-chip regulators  
Clock Generation Unit with System PLL and Peripheral PLL  
Embedded Voltage Regulator  
Qualified for automotive application according to AEC-Q100 (only applicable after delivery release of the  
corresponding sales codes)  
ISO 26262 Safety Element out of Context for safety requirements up to ASIL D (only applicable for sales codes  
listed within a released Safety Package Release Note from IFX)  
Data Sheet  
8
V 1.2, 2021-03  
OPEN MARKET VERSION  
 复制成功!