欢迎访问ic37.com |
会员登录 免费注册
发布采购

PEB2091NV5.3 参数 Datasheet PDF下载

PEB2091NV5.3图片预览
型号: PEB2091NV5.3
PDF下载: 下载PDF文件 查看货源
内容描述: 集成电路通信( ISDN Echocancellation电路) [ICs for Communications(ISDN Echocancellation Circuit)]
分类和应用: 电信集成电路综合业务数字网通信
文件页数/大小: 299 页 / 1531 K
品牌: INFINEON [ Infineon ]
 浏览型号PEB2091NV5.3的Datasheet PDF文件第58页浏览型号PEB2091NV5.3的Datasheet PDF文件第59页浏览型号PEB2091NV5.3的Datasheet PDF文件第60页浏览型号PEB2091NV5.3的Datasheet PDF文件第61页浏览型号PEB2091NV5.3的Datasheet PDF文件第63页浏览型号PEB2091NV5.3的Datasheet PDF文件第64页浏览型号PEB2091NV5.3的Datasheet PDF文件第65页浏览型号PEB2091NV5.3的Datasheet PDF文件第66页  
PEB 2091  
PEF 2091  
Functional Description  
the U transceiver can be subdivided in three main blocks:  
SIU  
REC  
LIU  
System Interface Unit  
Receiver  
Line Interface Unit  
3.4.1  
System Interface Unit  
The System Interface Unit (SIU) provides the link between the different interfaces of the  
IEC-Q, e.g. IOM®-2 to the U- interface.  
Transmit Buffer  
This block is a ’first in first out’ (FIFO) buffer which stores the user data (2B+D) given to  
the IEC-Q via IOM®-2 or µP interface. These data are then transmitted to the D/A  
converter (LIU) and to the adaptive echocanceller (REC) with the appropriate U-interface  
timing.  
Receive Buffer  
This is a ’first in first out’ (FIFO) buffer which stores the user data (2B+D) received from  
the U-interface. These data are then transmitted to the user interface (IOM®-2 or µP) with  
the appropriate interface timing.  
Scrambler / Descrambler  
The scrambling and descrambling algorithms are implemented in these blocks (SCR and  
DESCR in Figure 18, page 61). These algorithms ensures that no sequences of  
permanent binary 0s or 1s are transmitted.  
The algorithms used for scrambling and descrambling in LT and NT modes are  
described in Figure 19. Note that one wrong bit decision in the Receiver automatically  
leads to at least three bit errors.  
Semiconductor Group  
62  
Data Sheet 01.99