欢迎访问ic37.com |
会员登录 免费注册
发布采购

PEB2086N 参数 Datasheet PDF下载

PEB2086N图片预览
型号: PEB2086N
PDF下载: 下载PDF文件 查看货源
内容描述: ISDN SubscribernAccess控制器 [ISDN SubscribernAccess Controller]
分类和应用: 数字传输接口电信集成电路电信电路综合业务数字网控制器
文件页数/大小: 320 页 / 1450 K
品牌: INFINEON [ Infineon ]
 浏览型号PEB2086N的Datasheet PDF文件第112页浏览型号PEB2086N的Datasheet PDF文件第113页浏览型号PEB2086N的Datasheet PDF文件第114页浏览型号PEB2086N的Datasheet PDF文件第115页浏览型号PEB2086N的Datasheet PDF文件第117页浏览型号PEB2086N的Datasheet PDF文件第118页浏览型号PEB2086N的Datasheet PDF文件第119页浏览型号PEB2086N的Datasheet PDF文件第120页  
Functional Description  
In the case of a 1 byte address, the ISAC-S takes either the XAD 1 or XAD 2 register to  
differentiate between command or response frame (as defined by X.25 LAP B).  
The control field is also generated by the ISAC-S including the receive and send sequence  
number and the poll/final (P/F) bit. For this purpose, the ISAC-S internally manages send and  
receive sequence number counters.  
In the auto mode, S frames are sent autonomously by the ISAC-S. The transmission of U  
frames, however, must be done by the CPU. U frames must be sent as transparent frames  
(CMDR:XTF), i.e. address and control field must be defined by the CPU.  
Once the data transmission has been initiated by command (CMDR:XTF or XIF), the data  
transfer between CPU and the ISAC-S is controlled by interrupts.  
The ISAC-S repeatedly requests another data packet or block by means of an ISTA:XPR  
interrupt, every time no more than 32 bytes are stored in the XFIFO.  
The processor can then write further data to the XFIFO and enable the continuation of frame  
transmission by issuing an XIF/XTF command.  
If the data block which has been written last to the XFIFO completes the current frame, this  
must be indicated additionally by setting the XME (Transmit Message End) command bit. The  
ISAC-S then terminates the frame properly by appending the CRC and closing flag.  
If the CPU fails to respond to an XPR interrupt within the given reaction time, a data underrun  
condition occurs (XFIFO holds no further valid data). In this case, the ISAC-S automatically  
aborts the current frame by sending seven consecutive "ones" (ABORT sequence).  
The CPU is informed about this via an XDU (Transmit Data Underrun) interrupt.  
It is also possible to abort a message by software by issuing a CMDR:XRES (Transmitter  
RESet) command, which causes an XPR interrupt.  
After an end of message indication from the CPU (CMDR:XME command), the termination of  
the transmission operation is indicated differently, depending on the selected message  
transfer mode and the transmitted frame type.  
If the ISAC-S is operating in the auto mode, the window size (= number of outstanding  
unacknowledged frames) is limited to "1"; therefore an acknowledgement is expected for every  
I frame sent with an XIF command. The acknowledgement may be provided either by a  
received S or I frame with corresponding receive sequence number.  
If no acknowledgement is received within a certain time (programmable), the ISAC-S requests  
an acknowledgement by sending an S frame with the poll bit set (P = 1) (RR or RNR). If no  
response is received again, this process is repeated in total N2 times (retry count,  
programmable via TIMR register).  
Semiconductor Group  
116  
 复制成功!