欢迎访问ic37.com |
会员登录 免费注册
发布采购

IDT7005S15J 参数 Datasheet PDF下载

IDT7005S15J图片预览
型号: IDT7005S15J
PDF下载: 下载PDF文件 查看货源
内容描述: 高速8K ×8双端口静态RAM [HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM]
分类和应用: 存储内存集成电路静态存储器
文件页数/大小: 20 页 / 265 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号IDT7005S15J的Datasheet PDF文件第2页浏览型号IDT7005S15J的Datasheet PDF文件第3页浏览型号IDT7005S15J的Datasheet PDF文件第4页浏览型号IDT7005S15J的Datasheet PDF文件第5页浏览型号IDT7005S15J的Datasheet PDF文件第6页浏览型号IDT7005S15J的Datasheet PDF文件第7页浏览型号IDT7005S15J的Datasheet PDF文件第8页浏览型号IDT7005S15J的Datasheet PDF文件第9页  
IDT7005S/L  
HIGH-SPEED  
8K x 8 DUAL-PORT  
STATIC RAM  
Integrated Device Technology, Inc.  
• Busy and Interrupt Flags  
• On-chip port arbitration logic  
• Full on-chip hardware support of Semaphore signaling  
between ports  
FEATURES:  
• True Dual-Ported memory cells which allow simulta-  
neous access of the same memory location  
• High-speed access  
• Fully asynchronous operation from either port  
• Devices are capable of withstanding greater than 2001V  
electrostatic discharge  
— Military: 20/25/35/55/70ns (max.)  
— Commercial:15/17/20/25/35/55ns (max.)  
• Low-power operation  
• Battery backup operation—2V data retention  
• TTL-compatible, single 5V (±10%) power supply  
• Available in 68-pin PGA, 68-pin quad flatpack, 68-pin  
PLCC, and a 64-pin TQFP  
• Industrial temperature range (–40°C to +85°C) is avail-  
able, tested to military electrical specifications  
— IDT7005S  
Active: 750mW (typ.)  
Standby: 5mW (typ.)  
— IDT7005L  
Active: 750mW (typ.)  
Standby: 1mW (typ.)  
• IDT7005 easily expands data bus width to 16 bits or  
more using the Master/Slave select when cascading  
more than one device  
• M/S = H for BUSY output flag on Master,  
M/S = L for BUSY input on Slave  
DESCRIPTION:  
The IDT7005 is a high-speed 8K x 8 Dual-Port Static RAM.  
The IDT7005 is designed to be used as a stand-alone Dual-  
Port RAM or as a combination MASTER/SLAVE Dual-Port  
FUNCTIONAL BLOCK DIAGRAM  
OER  
OEL  
CE  
L
CE  
R
R/WR  
R/W  
L
I/O0L- I/O7L  
I/O0R-I/O7R  
(1,2)  
I/O  
Control  
I/O  
Control  
BUSY (1,2)  
L
BUSY  
R
A
12L  
A
12R  
0R  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
13  
13  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
NOTES:  
CE  
OE  
R/W  
L
CE  
OE  
R/W  
R
1. (MASTER):  
BUSY is output;  
(SLAVE): BUSY  
is input.  
R
L
R
L
2. BUSY outputs  
and INT outputs  
are non-tri-stated  
push-pull.  
SEM  
L
SEM  
R
INT (2)  
L
(2)  
INTR  
2738 drw 01  
M/S  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
MILITARY AND COMMERCIAL TEMPERATURE RANGES  
OCTOBER 1996  
For latest information contact IDT’s web site at www.idt.com or fax-on-demand at 408-492-8391.  
©1996 Integrated Device Technology, Inc.  
DSC-2738/6  
1
6.06