欢迎访问ic37.com |
会员登录 免费注册
发布采购

342MILF 参数 Datasheet PDF下载

342MILF图片预览
型号: 342MILF
PDF下载: 下载PDF文件 查看货源
内容描述: [Clock Generator, CMOS, PDSO8]
分类和应用: 光电二极管
文件页数/大小: 7 页 / 151 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号342MILF的Datasheet PDF文件第2页浏览型号342MILF的Datasheet PDF文件第3页浏览型号342MILF的Datasheet PDF文件第4页浏览型号342MILF的Datasheet PDF文件第5页浏览型号342MILF的Datasheet PDF文件第6页浏览型号342MILF的Datasheet PDF文件第7页  
ICS342
Field Programmable Dual Output SS VersaClock Synthesizer
Description
The ICS342 is a low cost, dual-output, field
programmable clock synthesizer. The ICS342 can
generate two output frequencies from 250 kHz to 200
MHz, using up to two independently configurable PLLs.
The outputs may employ Spread Spectrum techniques
to reduce system electro-magnetic interference (EMI).
Using ICS’ VersaClock
TM
software to configure the
PLL and output, the ICS342 contains a One-Time
Programmable (OTP) ROM to allow field
programmability. Programming features include 2
selectable configuration registers. Using Phase-Locked
Loop (PLL) techniques, the device runs from a
standard fundamental mode, inexpensive crystal, or
clock. It can replace multiple crystals and oscillators,
saving board space and cost.
The device also has a power down feature that
tri-states the clock outputs and turns off the PLLs when
the PDTS pin is taken low.
The ICS342 is also available in factory programmed
custom versions for high-volume applications.
Features
8-pin SOIC package
Highly accurate frequency generation
M/N Multiplier PLL: M = 1...2048, N = 1...1024
Output clock frequencies up to 200 MHz
Two ROM locations for frequency and spread
selection
Spread spectrum capability for lower system EMI
Center or Down Spread up to 4% total
Selectable 32 kHz or 120 kHz modulation
Input crystal frequency from 5 to 27 MHz
Input clock frequency from 2 to 50 MHz
Operating voltage of 3.3 V
Advanced, low power CMOS process
For one output clock, use the ICS341. For three
output clocks, see the ICS343. For more than three
outputs, see the ICS345 or ICS348.
Available in Pb (lead) free packaging
Block Diagram
VDD
SEL
Crystal or
clock input
X1/ICLK
OTP ROM
with PLL
Divider
Values
CLK1
PLL Clock Synthesis,
Spred Spectrum and
Control Circuitry
Crystal
Oscillator
X2
External capacitors are
required with a crystal input.
CLK2
GND
PDTS (both outputs and PLL)
MDS 342 G
Integrated Circuit Systems, Inc.
1
525 Race Street, San Jose, CA 95126
Revision 011205
tel (408) 297-1201
www.icst.com