欢迎访问ic37.com |
会员登录 免费注册
发布采购

2308B-3DCGI 参数 Datasheet PDF下载

2308B-3DCGI图片预览
型号: 2308B-3DCGI
PDF下载: 下载PDF文件 查看货源
内容描述: [Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, ROHS COMPLIANT, SOIC-16]
分类和应用: 驱动光电二极管逻辑集成电路
文件页数/大小: 17 页 / 399 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号2308B-3DCGI的Datasheet PDF文件第1页浏览型号2308B-3DCGI的Datasheet PDF文件第3页浏览型号2308B-3DCGI的Datasheet PDF文件第4页浏览型号2308B-3DCGI的Datasheet PDF文件第5页浏览型号2308B-3DCGI的Datasheet PDF文件第6页浏览型号2308B-3DCGI的Datasheet PDF文件第7页浏览型号2308B-3DCGI的Datasheet PDF文件第8页浏览型号2308B-3DCGI的Datasheet PDF文件第9页  
IDT2308B  
3.3 VOLT ZERO DELAY CLOCK MULTIPLIER  
CLOCK MULTIPLIER  
Pin Assignment  
Applications  
SDRAM  
Telecom  
Datacom  
PC Motherboards/Workstations  
Critical Path Delay Designs  
Function Table1 Select Input Decoding  
S2 S1  
CLKA  
CLKB  
Output PLL Shut  
Source  
Down  
L
L
L
H
L
Tri-state Tri-state  
PLL  
Y
N
Y
N
Driven  
Driven  
Driven  
Tri-state  
Driven  
Driven  
PLL  
H
H
REF  
PLL  
H
Note 1: H = HIGH voltage level; L = LOW voltage level  
Pin Descriptions  
Pin Number  
Pin Name  
REF1  
CLKA12  
CLKA22  
VDD  
Pin Description  
1
2
Input Reference Clock, 5 Volt Tolerant Input  
Clock Output for Bank A  
Clock Output for Bank A  
3.3 V Supply  
3
4
5
GND  
Ground  
6
CLKB12  
CLKB22  
S23  
Clock Output for Bank B  
Clock Output for Bank B  
Select Input, Bit 2  
7
8
9
S13  
Select Input, Bit 1  
10  
11  
12  
13  
14  
15  
16  
CLKB32  
CLKB42  
GND  
Clock Output for Bank B  
Clock Output for Bank B  
Ground  
VDD  
3.3 V Supply  
CLKA32  
CLKA42  
FBK  
Clock Output for Bank A  
Clock Output for Bank A  
PLL Feedback Input  
Notes:  
1. Weak pull-down.  
2. Weak pull-down on all outputs.  
3. Weak pull-up on these inputs.  
IDT™ 3.3 VOLT ZERO DELAY CLOCK MULTIPLIER  
2
IDT2308B  
REV B 030509