欢迎访问ic37.com |
会员登录 免费注册
发布采购

2059GI-02 参数 Datasheet PDF下载

2059GI-02图片预览
型号: 2059GI-02
PDF下载: 下载PDF文件 查看货源
内容描述: [Video Clock Generator, 27MHz, CMOS, PDSO16, 0.173 INCH, TSSOP-16]
分类和应用: 时钟光电二极管外围集成电路晶体
文件页数/大小: 12 页 / 259 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号2059GI-02的Datasheet PDF文件第2页浏览型号2059GI-02的Datasheet PDF文件第3页浏览型号2059GI-02的Datasheet PDF文件第4页浏览型号2059GI-02的Datasheet PDF文件第5页浏览型号2059GI-02的Datasheet PDF文件第6页浏览型号2059GI-02的Datasheet PDF文件第7页浏览型号2059GI-02的Datasheet PDF文件第8页浏览型号2059GI-02的Datasheet PDF文件第9页  
DATASHEET
CLOCK MULTIPLIER AND JITTER ATTENUATOR
Description
The ICS2059-02 is a VCXO (Voltage Controlled Crystal
Oscillator) based clock multiplier and jitter attenuator
designed for system clock distribution applications.
This monolithic IC, combined with an external
inexpensive quartz crystal, can be used to replace a
more costly hybrid VCXO retiming module. A dual input
mux is also provided.
By controlling the VCXO frequency within a
phase-locked loop (PLL), the output clock is phase and
frequency locked to the input clock. Through selection
of external loop filter components, the PLL loop
bandwidth and damping factor can be tailored to meet
system clock requirements. A loop bandwidth down to
the Hz range is possible.
ICS2059-02
Features
Excellent jitter attenuation for telecom and video
clocks
2:1 Input MUX for input reference clocks
No switching glitches on output
VCXO-based clock generation offers very low jitter
and phase noise generation
Output clock is phase and frequency locked to the
selected input reference clock
Fixed input to output phase relationship
+115 ppm minimum crystal frequency pullability
range, using recommended crystal
Industrial temperature range
Low power CMOS technology
16-pin TSSOP package
Single 3.3 V power supply
Block Diagram
Pullable Crystal
VDD
VDD
3
ISET
Input Clock ICLK2
Input Clock ICLK1
ISEL
X1
X2
1
0
Phase
Detector
Charge
Pump
VCXO
Selectable
Divider
CLK
SEL1:0
2
CHGP
VIN
GND
2
IDT™ / ICS™
CLOCK MULTIPLIER AND JITTER ATTENUATOR
1
ICS2059-02
REV E 051310