欢迎访问ic37.com |
会员登录 免费注册
发布采购

1893CKIT 参数 Datasheet PDF下载

1893CKIT图片预览
型号: 1893CKIT
PDF下载: 下载PDF文件 查看货源
内容描述: [Interface Circuit, 1-Trnsvr, CMOS, PQCC56, 8 X 8 MM, PLASTIC, M0-220VLLD-5, MLF2-56]
分类和应用: 电信电信集成电路
文件页数/大小: 127 页 / 1388 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号1893CKIT的Datasheet PDF文件第72页浏览型号1893CKIT的Datasheet PDF文件第73页浏览型号1893CKIT的Datasheet PDF文件第74页浏览型号1893CKIT的Datasheet PDF文件第75页浏览型号1893CKIT的Datasheet PDF文件第77页浏览型号1893CKIT的Datasheet PDF文件第78页浏览型号1893CKIT的Datasheet PDF文件第79页浏览型号1893CKIT的Datasheet PDF文件第80页  
ICS1893CF Data Sheet - Release  
Chapter 7 Management Register Set  
7.12.9 Premature End (bit 17.5)  
The Premature End bit indicates to an STA the detection of two consecutive Idles in a 100Base data stream  
by the ICS1893CF.  
During reception of a valid packet, the ICS1893CF examines each symbol to ensure that the data being  
passed to the MAC Interface is error free. If two consecutive Idles are encountered, it indicates this  
condition to the MAC by setting this bit.  
If this bit is set to a logic:  
Zero, it indicates a Premature End condition has not been detected since either the last read or reset of  
this register.  
One, it indicates a Premature End condition was detected in the packet since either the last read or reset  
of this register.  
This bit is a latching high bit. (For more information on latching high and latching low bits, see Section  
7.1.4.1, “Latching High Bits” and Section 7.1.4.2, “Latching Low Bits”.)  
Note: This bit has no definition in 10Base-T mode.  
7.12.10 Auto-Negotiation Complete (bit 17.4)  
The Auto-Negotiation Complete bit is used to indicate to an STA the completion of the Auto-Negotiation  
process. When this bit is set to logic:  
Zero, it indicates that the auto-negotiation process is either not complete or is disabled by the Control  
Register’s Auto-Negotiation Enable bit (bit 0.12)  
One, it indicates that the ICS1893CF has completed the auto-negotiation process and that the contents  
of Management Registers 4, 5, and 6 are valid.  
7.12.11 100Base-TX Signal Detect (bit 17.3)  
The 100Base-TX Signal Detect bit indicates either the presence or absence of a signal on the Twisted-Pair  
Receive pins (TP_RXP and TP_RXN) in 100Base-TX mode. This bit is logic:  
Zero when no signal is detected on the Twisted-Pair Receive pins.  
One when a signal is present on the Twisted-Pair Receive pins.  
7.12.12 Jabber Detect (bit 17.2)  
Bit 17.2 is functionally identical to bit 1.1. The Jabber Detect bit indicates whether a jabber condition has  
occurred. This bit is a 10Base-T function.  
7.12.13 Remote Fault (bit 17.1)  
Bit 17.1 is functionally identical to bit 1.4.  
7.12.14 Link Status (bit 17.0)  
Bit 17.0 is functionally identical to bit 1.2.  
ICS1893CF, Rev. J, 08/11/09  
August, 2009  
Copyright © 2009, Integrated Device Technology, Inc.  
All rights reserved.  
76  
 复制成功!