欢迎访问ic37.com |
会员登录 免费注册
发布采购

1893CF 参数 Datasheet PDF下载

1893CF图片预览
型号: 1893CF
PDF下载: 下载PDF文件 查看货源
内容描述: [Interface Circuit, 1-Trnsvr, CMOS, PDSO48, 0.300 MM INCH, SSOP-48]
分类和应用: 网络接口电信集成电路电信电路光电二极管
文件页数/大小: 136 页 / 1040 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号1893CF的Datasheet PDF文件第80页浏览型号1893CF的Datasheet PDF文件第81页浏览型号1893CF的Datasheet PDF文件第82页浏览型号1893CF的Datasheet PDF文件第83页浏览型号1893CF的Datasheet PDF文件第85页浏览型号1893CF的Datasheet PDF文件第86页浏览型号1893CF的Datasheet PDF文件第87页浏览型号1893CF的Datasheet PDF文件第88页  
ICS1893AF Data Sheet - Release  
Chapter 8 Management Register Set  
8.11 Register 16: Extended Control Register  
Table 8-16 lists the bits for the Extended Control Register, which the ICS1893AF provides to allow an STA  
to customize the operations of the device.  
Note:  
1. For an explanation of acronyms used in Table 8-16, see Chapter 1, “Abbreviations and Acronyms”.  
2. During any write operation to any bit in this register, the STA must write the default value to all  
Reserved bits.  
Table 8-16. Extended Control Register (register 16 [0x10])  
Bit  
Definition  
When Bit = 0  
When Bit = 1  
Ac-  
SF  
De-  
Hex  
cess  
fault  
16.15 Command Override Write Disabled  
enable  
Enabled  
RW  
SC  
0
16.14 ICS reserved  
16.13 ICS reserved  
16.12 ICS reserved  
16.11 ICS reserved  
16.10 PHY Address Bit 4  
Read unspecified  
Read unspecified  
Read unspecified  
Read unspecified  
Read unspecified  
RW/0  
RW/0  
RW/0  
RW/0  
RO  
0
Read unspecified  
Read unspecified  
Read unspecified  
0
0
0
For a detailed explanation of this bit’s operation,  
see Section 6.5, “Status Interface”.  
P4RD†  
16.9  
16.8  
16.7  
16.6  
PHY Address Bit 3  
PHY Address Bit 2  
PHY Address Bit 1  
PHY Address Bit 0  
For a detailed explanation of this bit’s operation,  
see Section 6.5, “Status Interface”.  
RO  
RO  
RO  
RO  
P3TD†  
P2LI†  
For a detailed explanation of this bit’s operation,  
see Section 6.5, “Status Interface”.  
For a detailed explanation of this bit’s operation,  
see Section 6.5, “Status Interface”.  
P1CL†  
P0AC†  
8
For a detailed explanation of this bit’s operation,  
see Section 6.5, “Status Interface”.  
16.5  
16.4  
16.3  
16.2  
16.1  
16.0  
Stream Cipher Test Mode Normal operation  
Test mode  
RW  
RW/0  
RW  
0
1
0
0
0
ICS reserved  
Read unspecified  
NRZ encoding  
Disabled  
Read unspecified  
NRZI encoding  
Enabled  
NRZ/NRZI encoding  
Transmit invalid codes  
ICS reserved  
RW  
Read unspecified  
Read unspecified  
RW/0  
RW  
Stream Cipher disable  
Stream Cipher enabled Stream Cipher disabled  
† The default is the state of this pin at reset.  
ICS1893AF
Copyright © 2004, Integrated Circuit Systems, Inc.  
All rights reserved.  
84  
 复制成功!