ICS1892
TSD
Chapter 8 Management Register Set
10Base-T/100BIaCseS-TX1I8nt9eg2rated PHYceiver™
8.12.8 Halt Symbol (bit 17.6)
The Halt Symbol bit indicates to an STA the detection of an Halt Symbol in a 100Base data stream by the
ICS1892.
During reception of a valid packet, the ICS1892 examines each symbol to ensure that the data being
passed to the MAC/Repeater Interface is error free. In addition, it looks for special symbols such as the Halt
Symbol. If a Halt Symbol is encountered, the ICS1892 indicates this condition to the MAC/repeater.
If this bit is set to a logic:
• Zero, it indicates a Halt Symbol has not been detected since the last read of this register.
• One, it indicates a Halt Symbol was detected in the packet since the last read of this register.
This bit is a latching high bit. (For more information on latching high and latching low bits, see Section
8.1.4.1, “Latching High Bits” and Section 8.1.4.2, “Latching Low Bits”.)
Note: This bit has no definition in 10Base-T mode.
8.12.9 Premature End (bit 17.5)
The Premature End bit indicates to an STA the detection of two consecutive Idles in a 100Base data stream
by the ICS1892.
During reception of a valid packet, the ICS1892 examines each symbol to ensure that the data being
passed to the MAC/Repeater Interface is error free. If two consecutive Idles are encountered it indicates
this condition to the MAC/repeater by setting this bit.
If this bit is set to a logic:
• Zero, it indicates a Premature End condition has not been detected since the last read of this register.
• One, it indicates a Premature End condition was detected in the packet since the last read of this
register.
This bit is a latching high bit. (For more information on latching high and latching low bits, see Section
8.1.4.1, “Latching High Bits” and Section 8.1.4.2, “Latching Low Bits”.)
Note: This bit has no definition in 10Base-T mode.
8.12.10 Auto-Negotiation Complete (bit 17.4)
The Auto-Negotiation Complete bit is used to indicate to an STA the completion of the Auto-Negotiation
process. When this bit is set to logic:
• Zero, it indicates that the auto-negotiation process is either not complete or is disabled by the Control
Register’s Auto-Negotiation Enable bit (bit 0.12)
• One, it indicates that the ICS1892 has completed the auto-negotiation process and that the contents of
Management Registers 4, 5, and 6 are valid.
8.12.11 100Base-TX Signal Detect (bit 17.3)
The 100Base-TX Signal Detect bit indicates either the presence or absence of a signal on the Twisted-Pair
Receive pins (TP_RXP and TP_RXN) in 100Base-TX mode. This bit is logic:
• Zero when no signal is detected on the Twisted-Pair Receive pins and logic.
• One when a signal is present on these pins.
8.12.12 Jabber Detect (bit 17.2)
Bit 17.2 is functionally identical to bit 1.1. The Jabber Detect bit indicates whether a jabber condition has
occurred. This bit is a 10Base-T function.
ICS1892, Rev. D, 2/26/01
February 26, 2001
© 2000-2001, Integrated Circuit Systems, Inc.
All rights reserved.
93
IDT™ / ICS™ 10Base-T/100Base-TX Integrated PHYceiver™
ICS1892
93
IDT [ INTEGRATED DEVICE TECHNOLOGY ]
