欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS9DB202CGLF 参数 Datasheet PDF下载

ICS9DB202CGLF图片预览
型号: ICS9DB202CGLF
PDF下载: 下载PDF文件 查看货源
内容描述: 两个0.7V电流模式差分HCSL输出对, 1差分时钟输入 [Two 0.7V current mode differential HCSL output pairs, 1 differential clock input]
分类和应用: 逻辑集成电路光电二极管驱动时钟
文件页数/大小: 11 页 / 263 K
品牌: ICSI [ INTEGRATED CIRCUIT SOLUTION INC ]
 浏览型号ICS9DB202CGLF的Datasheet PDF文件第1页浏览型号ICS9DB202CGLF的Datasheet PDF文件第2页浏览型号ICS9DB202CGLF的Datasheet PDF文件第3页浏览型号ICS9DB202CGLF的Datasheet PDF文件第5页浏览型号ICS9DB202CGLF的Datasheet PDF文件第6页浏览型号ICS9DB202CGLF的Datasheet PDF文件第7页浏览型号ICS9DB202CGLF的Datasheet PDF文件第8页浏览型号ICS9DB202CGLF的Datasheet PDF文件第9页  
ICS9DB202  
Integrated  
Circuit  
Systems, Inc.  
PCI EXPRESS  
JITTER  
ATTENUATOR  
TABLE 4D. HCSL DC CHARACTERISTICS, VDD = VDDA = 3.3V 5ꢀ, TA = 0°C TO 70°C, RREF = 475Ω  
Symbol Parameter  
Test Conditions  
Minimum  
12  
Typical  
Maximum Units  
IOH  
Output Current  
14  
16  
mA  
V
VOH  
VOL  
IOZ  
Output High Voltage  
680  
Output Low Voltage  
65  
10  
V
High Impedance Leakage Current  
Output Crossover Voltage  
-10  
µA  
mV  
VOX  
250  
550  
TABLE 5. AC CHARACTERISTICS, VDD = VDDA = 3.3V 5ꢀ, TA = 0°C TO 70°C, RREF = 475Ω  
Symbol Parameter  
Test Conditions  
Minimum Typical Maximum Units  
fMAX  
Output Frequency  
140  
110  
110  
50  
MHz  
ps  
tsk(o)  
Output Skew; NOTE 1, 2  
50  
Outputs @ Different Frequencies  
Outputs @ Same Frequencies  
ps  
tjit(cc)  
tjit(Ø)  
Cycle-to-Cycle Jitter  
ps  
RMS Phase Jitter  
(Random); NOTE 3  
Integration Range: 1.5MHz - 22MHz  
20ꢀ to 80ꢀ  
2.42  
ps  
tR / tF  
odc  
Output Rise/Fall Time  
Output Duty Cycle  
300  
48  
1100  
52  
ps  
NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.  
Measured at the output differential cross points.  
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.  
NOTE 3: Please refer to the Phase Noise Plot following this section.  
9DB202CG  
www.icst.com/products/hiperclocks.html  
REV. A OCTOBER 6, 2004  
4