欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC-TW3 参数 Datasheet PDF下载

IC-TW3图片预览
型号: IC-TW3
PDF下载: 下载PDF文件 查看货源
内容描述: 带温度补偿和线驱动传感器信号调理器 [SENSOR SIGNAL CONDITIONER WITH TEMPERATURE COMPENSATION AND LINE DRIVER]
分类和应用: 传感器温度补偿驱动
文件页数/大小: 24 页 / 443 K
品牌: ICHAUS [ IC-HAUS GMBH ]
 浏览型号IC-TW3的Datasheet PDF文件第13页浏览型号IC-TW3的Datasheet PDF文件第14页浏览型号IC-TW3的Datasheet PDF文件第15页浏览型号IC-TW3的Datasheet PDF文件第16页浏览型号IC-TW3的Datasheet PDF文件第18页浏览型号IC-TW3的Datasheet PDF文件第19页浏览型号IC-TW3的Datasheet PDF文件第20页浏览型号IC-TW3的Datasheet PDF文件第21页  
iC-TW3 SENSOR SIGNAL CONDITIONER WITH  
TEMPERATURE COMPENSATION AND LINE DRIVER  
Rev B1, Page 17/24  
OGAINZ(1:0)  
Code  
Adr 0x02; Bit 5:4  
R/W  
Gain and offset  
Function  
0 dB (default)  
reserved  
+6 dB  
Gain and offset selections on channel Z are made  
available by providing control bits GAINZ(2:0) and  
OFSZ(5:0). Note that the maximum value for gain on  
channel Z is 6 which corresponds to a total gain of  
36 dB.  
0x00  
0x01  
0x02  
0x03  
-3 dB  
Table 24: Output amplifier gain on channel Z  
GAINZ(2:0) is split up amongst register 0x06 which  
holds the MSB and register 0x07 holding the other two  
bits. OFSZ(5:0) is the correction value to the output  
of the input amplifier and is interpreted as 2’s comple-  
ment. The input referred offset is therefore gain de-  
pendent.  
Input error detection  
Pull-up resistor and error detection on channel Z can  
be controlled by bit ENSIGZ of register 0x03, disabling  
of the complete Z path can be achieved by setting bit  
PDZ of register 0x04 to 1. For more detailed informa-  
tion on pull-up and power control refer to section "A/B  
PATH" on page 14 as the behaviour of index path and  
signal path equal regarding these matters.  
The output gain on channel Z can be set via control bits  
OGAINZ(1:0). For more details again refer to section  
"A/B PATH" on page 14.  
ENSIGZ  
Code  
0
Adr 0x03; Bit 1  
Function  
R/W  
Pull-up resistors disconnected and error reporting  
disabled (default)  
GAINZ(2:0)  
Adr 0x06; Bit 7  
R/W  
1
Pull-up resistors and error reporting active on inZ  
Adr 0x07; Bit 1:0  
Code  
0x00  
0x01  
...  
gain = gainz x 6 dB  
Table 25: Input signal error detection control  
0 dB (default)  
6 dB  
PDZ  
Code  
0
Adr 0x04; Bit 2  
Function  
R/W  
0x06  
36 dB  
Channel Z is enabled (default)  
Channel Z is powered down  
1
Table 22: Gain select for channel Z  
Table 26: Power-down control on channel Z  
OFSZ(5:0)  
Code 2’K  
0x21  
Adr 0x06; Bit 5:0  
R/W  
offset = cofs x 60 mV  
Polarity of channel Z  
Furthermore, the polarity on channel Z can be inverted  
by setting or not setting bit POLARITYZ.  
Decimal  
-31  
...  
-1860 mV  
...  
0x3F  
0x00  
-1  
-60 mV  
POLARITYZ  
Adr 0x02; Bit 0  
Function  
R/W  
0
0 mV (default)  
60 mV  
Code  
0x01  
+1  
...  
...  
0
1
Channel Z has normal polarity (default)  
Channel Z has inverted polarity  
0x1F  
+31  
1860 mV  
Table 23: Offset select for channel Z  
Table 27: Channel Z polarity select  
 复制成功!