欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC-MQEVALMQ1D 参数 Datasheet PDF下载

IC-MQEVALMQ1D图片预览
型号: IC-MQEVALMQ1D
PDF下载: 下载PDF文件 查看货源
内容描述: 可编程的9位正弦/余弦插值用IC RS422驱动器 [PROGRAMMABLE 9-BIT Sin/Cos INTERPOLATION IC WITH RS422 DRIVER]
分类和应用: 驱动器
文件页数/大小: 39 页 / 816 K
品牌: ICHAUS [ IC-HAUS GMBH ]
 浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第26页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第27页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第28页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第29页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第31页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第32页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第33页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第34页  
iC-MQ PROGRAMMABLE 9-BIT  
Sin/Cos INTERPOLATION IC WITH RS422 DRIVER  
Rev D4, Page 30/39  
ERROR MONITORING AND ALARM OUTPUT  
EMASKA  
Adr 0x15, bit 1:0; Adr 0x14, bit 7:0  
Error event  
iC-MQ monitors the input signals, the internal interpo-  
lator and the sensor supply controller via which the in-  
put signal levels are stabilized. If the sensor supply  
tracking unit reaches its control limits this can be inter-  
preted as an end-of-life message, for example.  
Bit  
9
Line count error (wrong count of sine periods  
between two zero pulses)  
8
Temporal tracking error (out-of-sync: position output  
differs from actual angle, e.g. after cycling power)  
7
6
Loss of tracking (excessive input frequency)  
Three separate error masks stipulate whether error  
events are signaled as an alarm via the current-limited  
open drain I/O pin ERR (mask EMASKA), whether they  
cause the RS422 line drivers to shutdown or not (mask  
EMASKO) or whether they are stored in the EEPROM  
(mask EMASKE).  
Configuration error*  
(SDA or SCL pin error, no acknowledge signal from  
EEPROM or invalid check sum)  
5
4
Excessive temperature warning  
Ungated index enable signal ZIn  
(comparated X1/X2 inputs for CFGABZ and  
CFGZPOS adjustment)  
3
2
1
0
Control error 2: range at max. limit  
The display logic (via EPH) and the minimum alarm in-  
dication time (via EMTD) can be set for I/O pin ERR; an  
internal pull-up current source can be switched in via  
EPU. ERR pin also has an input function for switching  
iC-MQ to test mode (see page 33) and for the accep-  
tance of a system error message in normal operation  
(only for EPH = 0).  
Control error 1: range at min. limit  
Signal error 2: clipping due to excessive input level  
Signal error 1: loss of signal (poor input level or s/c  
phase out of range)  
Code  
1
Function  
Enable: event will be displayed  
Disable: event will not be displayed  
0
Notes  
*) The line drivers remain high impedance (tristate)  
when cycling power.  
EPH  
Code  
0
Adr 0x15, bit 2  
Pin Logic  
Low on error (otherwise Z)  
Z on error (otherwise low)  
Table 57: Error Event Mask for Alarm Output  
1
EMASKO  
Adr 0x17, bit 1:0; Adr 0x16, bit 7:0  
Error event  
Table 53: Alarm Input/Output Logic  
Bit  
9
Line count error (wrong count of sine periods  
between two zero pulses)  
EMTD  
Code  
0x0  
Adr 0x15, bit 5:3  
Indication Time  
0 ms  
Code  
0x4  
0x5  
0x6  
0x7  
Indication Time  
50 ms  
8
Temporal tracking error (out-of-sync: position output  
differs from actual angle, e.g. after cycling power)  
7
6
Loss of tracking (excessive input frequency)  
0x1  
12.5 ms  
25 ms  
62.5 ms  
75 ms  
Configuration error* (ROM bit with fixed value = 1)  
SDA or SCL pin error, no acknowledge signal from  
EEPROM or invalid check sum  
0x2  
0x3  
37.5 ms  
87.5 ms  
5
4
Excessive temperature warning  
Table 54: Minimum Alarm Indication Time  
System error: I/O pin ERR pulled to low by an  
external error signal (only permitted with EPH = 0)  
EPU  
Code  
0
Adr 0x17, bit 2  
3
2
1
0
Control error 2: range at max. limit  
Function  
Control error 1: range at min. limit  
No internal pull-up active  
Internal 300 µA pull-up current source active  
Signal error 2: clipping due to excessive input level  
1
Signal error 1: loss of signal (poor input level or s/c  
phase out of range)  
Code  
1
Function  
Table 55: Pull-Up Enable for Alarm Output ERR  
Enable: event triggers tri-state  
Disable: event does not cause tri-state  
0
PDMODE  
Adr 0x18, bit 6  
Notes  
*) The line drivers remain high impedance (tristate)  
when cycling power.  
Code  
Function  
0
1
Line driver active when no error persists  
Line driver active only after cycling power  
Table 58: Error Event Mask for Driver Shutdown  
Table 56: Driver Activation