欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC-MQEVALMQ1D 参数 Datasheet PDF下载

IC-MQEVALMQ1D图片预览
型号: IC-MQEVALMQ1D
PDF下载: 下载PDF文件 查看货源
内容描述: 可编程的9位正弦/余弦插值用IC RS422驱动器 [PROGRAMMABLE 9-BIT Sin/Cos INTERPOLATION IC WITH RS422 DRIVER]
分类和应用: 驱动器
文件页数/大小: 39 页 / 816 K
品牌: ICHAUS [ IC-HAUS GMBH ]
 浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第29页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第30页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第31页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第32页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第34页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第35页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第36页浏览型号IC-MQEVALMQ1D的Datasheet PDF文件第37页  
iC-MQ PROGRAMMABLE 9-BIT  
Sin/Cos INTERPOLATION IC WITH RS422 DRIVER  
Rev D4, Page 33/39  
TEST MODE  
EMODE  
Adr 0x15, bit 7:6  
iC-MQ switches to test mode when a voltage greater  
than VTMon is applied to pin ERR (precondition:  
EMODE(0) = 1). In response iC-MQ transmits its setup  
settings as current-modulated data using error sig-  
nal I/O pin ERR either directly from the RAM (for  
EMODE2 = 1) or after re-reading the EEPROM (for  
EMODE2 = 0). Should the voltage at the ERR pin fall  
below VTMoff test mode is terminated and data trans-  
mission aborted.  
Code  
Function during test  
mode  
Function following test  
mode  
00  
01  
Normal operation  
Normal operation  
Transmission of error  
and OEM data*  
Repeated read out of  
EEPROM  
10  
11  
Normal operation  
Repeated read out of  
EEPROM  
Transmission of  
EEPROM contents  
(0x0-0x7F)  
Repeated read out of  
EEPROM  
Notes  
*) Selectable address ranges:  
EMODE2 = 0: EEPROM addresses 0x24 to 0x7F  
EMODE2 = 1: RAM addresses 0x3B to 0x43  
The clock rate for the data output is determined by  
ENFAST. Two clock rates can be selected: 780 ns for  
ENFAST = 1 or 3.125 µs for ENFAST = 0 (see Electri-  
cal Characteristics, B12, for clock frequency and toler-  
ances).  
Table 61: Test Mode  
EMODE2  
Adr 0x18, bit 7  
Data is output in Manchester code via two clock pulses  
per bit. To this end the lowside current source switches  
between a Z state (OFF = 0 mA) and an L state (ON =  
2 mA).  
Code  
Register selection  
Address range for  
EMODE = 01  
0
1
Reading/sending  
external configuration  
data (DEVID is device  
address)  
EEPROM address  
range 0x24-0x7F  
The bit information lies in the direction of the current  
source switch:  
Sending internal  
configuration data  
(ENSL = 1)  
RAM address range  
0x3B-0x43  
Zero bit: change of state Z L (OFF to ON)  
One bit: Change of state L Z (ON to OFF)  
Table 62: Register And Address Selection For Test  
Mode  
Transmission consists of a start bit (a one bit), 8 data  
bits and a pause interval in Z state (the timing is iden-  
tical with an EEPROM access via the I2C interface).  
VP  
U23-B  
VP LM393  
VP  
7
8
6
5
VP  
VP  
C21  
100nF  
C22  
100nF  
-
U22-S  
AD8029  
VN  
U23-S  
LM393  
GND  
7
+
4
4
Example: byte value = 1000 1010  
Transmission including the start bit: 1 1000 1010  
In Manchester code: LZ LZZL ZLZL LZZL LZZL  
JP4  
R24  
470  
ERR  
max. 5V  
VDD  
M22  
IRLML6401  
C24  
VP  
R26  
100pF  
100k  
R23  
2K  
C26  
100nF  
R28  
51k  
U22-A  
U23-A  
LM393  
R25  
2k  
2
D21  
LL4148  
Decoding of the data stream:  
-
M21  
2N7002  
6
2
3
DATA_ON  
AD8029  
-
3
1
NDIS  
DATA_OUT  
+
8
+
R21  
475k  
8
4
R27  
U21  
LM285  
VP  
100k  
5
ZZZZZZ LZ LZ ZL ZL ZL LZ ZL LZ ZL ZZZZZZ  
Pause 1 1 0 0 0 1 0 1 0 Pause  
C25  
100nF  
R22  
365k  
VDD  
C23  
100nF  
dra_mq1d_error_schem  
Figure 11: Example circuit for the decoding and  
conversion of the current-modulated sig-  
nals to logic levels.