欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC-MQ 参数 Datasheet PDF下载

IC-MQ图片预览
型号: IC-MQ
PDF下载: 下载PDF文件 查看货源
内容描述: 可编程的9位正弦/余弦插值用IC RS422驱动器 [PROGRAMMABLE 9-BIT Sin/Cos INTERPOLATION IC WITH RS422 DRIVER]
分类和应用: 驱动器
文件页数/大小: 39 页 / 816 K
品牌: ICHAUS [ IC-HAUS GMBH ]
 浏览型号IC-MQ的Datasheet PDF文件第14页浏览型号IC-MQ的Datasheet PDF文件第15页浏览型号IC-MQ的Datasheet PDF文件第16页浏览型号IC-MQ的Datasheet PDF文件第17页浏览型号IC-MQ的Datasheet PDF文件第19页浏览型号IC-MQ的Datasheet PDF文件第20页浏览型号IC-MQ的Datasheet PDF文件第21页浏览型号IC-MQ的Datasheet PDF文件第22页  
iC-MQ PROGRAMMABLE 9-BIT  
Sin/Cos INTERPOLATION IC WITH RS422 DRIVER  
Rev D4, Page 18/39  
nel analog signals are available following signal condi- this end at a resolution of 8 the interpolator generates  
tioning (PCH0 and NCH0).  
a switchpoint every 45 degrees. The objective of the  
calibration procedure is a pulse duty cycle of exactly  
In mode Calibration 2 the conditioned sine and cosine 50% respectively for A4, B4 und A8, B8. The following  
signals are output (PCH1, NCH1, PCH2 and NCH2). settings are required for mode System Test:  
In addition intermediate potential VDC1 is provided for  
compensating circuit CH1, as is intermediate potential  
VDC2 for CH2 (for a description of the calibration pro-  
cess, see page 21).  
• MODE = 0x0B  
• SELRES = 0x1B0  
• SELHYS = 0xF  
In mode Calibration 3 the internal temperature moni-  
toring signals are provided. Calibration of the bias cur-  
rent source and temperature monitoring is described  
on page 16 and calibration of the zero channel on page  
24.  
• CFGABZ(7:4) = ’0000’  
System Test  
TEST 6  
Pin  
PA  
Signal  
A4  
Description  
Offset CH1  
The input voltages at pins X3 to X6 can be checked in  
mode Test 6. The following settings are required here:  
NA  
A8  
Phase deviation from 90° between  
CH1 and CH2  
PB  
NB  
B4  
B8  
Offset CH2  
• GF1 = 0x0  
Amplitude deviation between  
CH1 and CH2  
• GF2 = 0x0  
PZ  
NZ  
ZIn  
Digital zero signal, unmasked  
• Byte 0x05, bit 3:0 = ’0000’  
• Byte 0x0F, bit 3 = ’1’  
• Byte 0x0F, bit 4 = ’0’  
TP1  
Verification of line count (pulses) between  
two zero pulses  
Low signal: verification running (state after  
power on reset)  
High signal: verification finished  
An error messaging at ERR is valid after the  
second zero signal (enable required).  
System Test  
This mode enables the signal conditioning to be ad-  
justed using comparated sine and cosine signals. To  
Table 15: Digital Calibration Signals