欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC-MH 参数 Datasheet PDF下载

IC-MH图片预览
型号: IC-MH
PDF下载: 下载PDF文件 查看货源
内容描述: 12几分棱角霍尔编码器 [12 BIT ANGULAR HALL ENCODER]
分类和应用: 编码器
文件页数/大小: 23 页 / 473 K
品牌: ICHAUS [ IC-HAUS GMBH ]
 浏览型号IC-MH的Datasheet PDF文件第2页浏览型号IC-MH的Datasheet PDF文件第3页浏览型号IC-MH的Datasheet PDF文件第4页浏览型号IC-MH的Datasheet PDF文件第5页浏览型号IC-MH的Datasheet PDF文件第7页浏览型号IC-MH的Datasheet PDF文件第8页浏览型号IC-MH的Datasheet PDF文件第9页浏览型号IC-MH的Datasheet PDF文件第10页  
iC-MH
12 BIT ANGULAR HALL ENCODER
Rev B1, Page 6/23
ELECTRICAL CHARACTERISTICS
Operating conditions:
VPA, VPD = 5 V ±10 %, Tj = -40...125 °C, IBM adjusted to 200 µA , 4 mm NdFeB magnet, unless otherwise noted
Item
No.
Symbol
Parameter
Conditions
Min.
Vs() = VPD
V();
CfgDR(1:0) = 00, I() = -4 mA
CfgDR(1:0) = 01, I() = -50 mA
CfgDR(1:0) = 10, I() = -50 mA
CfgDR(1:0) = 11, I() = -20 mA
CfgDR(1:0) = 00, I() = -4 mA
CfgDR(1:0) = 01, I() = -50 mA
CfgDR(1:0) = 10, I() = -50 mA
CfgDR(1:0) = 11, I() = -20 mA
V() = 0 V;
CfgDR(1:0) = 00
CfgDR(1:0) = 01
CfgDR(1:0) = 10
CfgDR(1:0) = 11
V() = VPD;
CfgDR(1:0) = 00
CfgDR(1:0) = 01
CfgDR(1:0) = 10
CfgDR(1:0) = 11
TRIHL(1:0) = 11
RL = 100
to VND;
CfgDR(1:0) = 00
CfgDR(1:0) = 01
CfgDR(1:0) = 10
CfgDR(1:0) = 11
RL = 100
to VND;
CfgDR(1:0) = 00
CfgDR(1:0) = 01
CfgDR(1:0) = 10
CfgDR(1:0) = 11
-12
-120
-120
-60
4
50
50
20
-100
5
5
50
5
5
5
50
5
Typ.
Max.
Unit
Line Driver Outputs
P01 Vs()hi
Saturation Voltage hi
200
700
700
400
200
700
700
400
-4
-50
-50
-20
12
120
120
60
100
20
20
350
40
20
20
350
40
mV
mV
mV
mV
mV
mV
mV
mV
mA
mA
mA
mA
mA
mA
mA
mA
µA
ns
ns
ns
ns
ns
ns
ns
ns
P02
Vs()lo
Saturation Voltage lo
P03
Isc()hi
Short-Circuit Current hi
P04
Isc()lo
Short-Circuit Current lo
P05
P06
Ilk()tri
tr()
Leakage Current Tristate
Rise-Time lo to hi at Q
P07
tf()
Fall-Time hi to lo at Q
OPERATING REQUIREMENTS: Serial Interface
Operating conditions: VPA, VPD = 5 V ±10 %, Ta = -40...125 °C, IBM calibrated to 200 µA;
Logic levels referenced to VND: lo = 0...0.45 V, hi = 2.4 V...VPD
Item
No.
Symbol
Parameter
Conditions
Min.
Permissible Clock Period
Clock Signal Hi Level Duration
Clock Signal Lo Level Duration
t
out
determined by CFGTOS
250
25
25
Max.
2x t
out
t
out
t
out
ns
ns
ns
Unit
SSI Protocol (ENSSI = 1)
I001 T
MAS
I002 t
MASh
I003 t
MASl
Figure 1: I/O Interface timing with SSI protocol