IBM3009K2672
IBM SONET/SDH Framer
ACI_Rx2 Interrupt Request and Mask Registers .............................................................................172
ACI_Rx2 Configuration Register .......................................................................................................173
PH_Tx1/2/3/4 (PT1/2/3/4) Reset and Status Registers .....................................................................174
PH_Tx1/2/3/4 Chiplet Address Map ..................................................................................................174
PH_Tx1/2/3/4 Interrupt Request and Mask Registers .....................................................................175
PH_Tx1/2/3/4 Configuration Registers .............................................................................................176
PH_Rx1/2/3/4 (PR1/2/3/4) Reset and Status Registers ....................................................................177
PH_Rx1/2/3/4 Chiplet Address Map ..................................................................................................177
PH_Rx1/2/3/4 Interrupt Request and Mask Registers .....................................................................178
PH_Rx Configuration Registers ........................................................................................................178
ACH_Tx1 Chiplet Address Map .........................................................................................................180
ACH_Tx1 (HT1) Counters ..................................................................................................................181
ACH_Tx1 (HT1) Reset Register .........................................................................................................182
ACH_Tx1Status Registers .................................................................................................................183
ACH_Tx1 Interrupt Request and Mask Registers ............................................................................184
ACH_Tx1 Configuration Registers ...................................................................................................185
ACH_Tx2/3/4 Chiplet Address Map ...................................................................................................190
ACH_Tx (HT2/3/4) Counters ..............................................................................................................191
ACH_Tx (HT2/3/4) Reset and Status Registers ................................................................................192
ACH_Tx (HT2/3/4) Interrupt Request and Mask Registers .............................................................193
ACH_Tx (HT2/3/4) Configuration Registers .....................................................................................194
ACH_Rx1 Chiplet Address Map .......................................................................................................197
ACH_Rx1 (HR1) Counters ..................................................................................................................198
ACH_Rx1 (HR1) Reset and Status Registers ...................................................................................201
ACH_Rx1 Interrupt Request and Mask Registers ...........................................................................202
ACH_Rx1 Configuration Registers ...................................................................................................203
ACH_Rx2/3/4 Chiplet Address Map ..................................................................................................207
ACH_Rx2/3/4 (HR2/3/4) Counters ......................................................................................................208
ACH_Rx2/3/4 (HR2/3/4) Reset and Status Registers .......................................................................211
ACH_Rx2/3/4 Interrupt Request and Mask Registers .....................................................................212
ACH_Rx2/3/4 Configuration Registers .............................................................................................213
PPP Chiplet Address Map .................................................................................................................215
PPP Counters .....................................................................................................................................216
PPP Reset Register ............................................................................................................................218
PPP Interrupt Request and Mask Registers ....................................................................................218
PPP Configuration Registers ............................................................................................................222
OFP_Tx1/2/3/4 Chiplet Address Mapping ........................................................................................225
OFP_Tx1/2/3/4 (OT1/2/3/4) Counters .................................................................................................226
OFP_Tx1/2/3/4 (OT1/2/3/4) Reset Registers .....................................................................................227
OFP_Tx1/2/3/4 (OT1/2/3/4) Command Register ...............................................................................228
OFP_Tx1/2/3/4 Status Registers .......................................................................................................228
OFP_Tx1/2/3/4 Interrupt Request and Mask Registers ...................................................................230
OFP_Tx1/2/3/4 Configuration Registers ...........................................................................................233
OFP_Tx1/2/3/4 Growable Register Array (GRA) Address Map .......................................................236
OFP_Rx1/2/3/4 Chiplet Address Map ................................................................................................240
OFP_Rx1/2/3/4 (OR1/2/3/4) Counters ................................................................................................242
ssframer.01
8/27/99
Page iv