欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM25PPC440GP-3FC400CZ 参数 Datasheet PDF下载

IBM25PPC440GP-3FC400CZ图片预览
型号: IBM25PPC440GP-3FC400CZ
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microprocessor, 32-Bit, 400MHz, CMOS, PBGA552, 25 X 25 MM, FLIP CHIP, PLASTIC, BGA-552]
分类和应用: 时钟外围集成电路
文件页数/大小: 72 页 / 1562 K
品牌: IBM [ IBM ]
 浏览型号IBM25PPC440GP-3FC400CZ的Datasheet PDF文件第6页浏览型号IBM25PPC440GP-3FC400CZ的Datasheet PDF文件第7页浏览型号IBM25PPC440GP-3FC400CZ的Datasheet PDF文件第8页浏览型号IBM25PPC440GP-3FC400CZ的Datasheet PDF文件第9页浏览型号IBM25PPC440GP-3FC400CZ的Datasheet PDF文件第11页浏览型号IBM25PPC440GP-3FC400CZ的Datasheet PDF文件第12页浏览型号IBM25PPC440GP-3FC400CZ的Datasheet PDF文件第13页浏览型号IBM25PPC440GP-3FC400CZ的Datasheet PDF文件第14页  
PowerPC 440GP Embedded Processor Data Sheet  
• OPB  
– Dynamic bus sizing 32-, 16-, and 8-bit data path  
– Separate and simultaneous read and write data paths  
– 36-bit address  
– 66.66MHz, maximum 266MB/s  
• DCR  
– 32-bit data path  
– 10 bit address  
On-Chip SRAM  
Features include:  
• One physical bank of 8KB  
• Memory cycles supported:  
– Single beat read and write, 1 to 16 bytes  
– 32- and 64-byte burst transfers  
– Guarded memory accesses  
• Sustainable 2.1GB/s peak bandwidth at 133MHz  
PCI-X Interface  
The PCI-X interface allows connection of PCI and PCI-X devices to the PowerPC processor and local  
memory. This interface is designed to Version 1.0a of the PCI-X Specification and supports 32- and 64-bit  
PCI-X buses. PCI 32/64-bit conventional mode, compatible with PCI Version 2.2, is also supported.  
Reference Specifications:  
• PowerPC CoreConnect Bus (PLB) version PLB4  
• PCI Specification Version 2.2  
• PCI Bus Power Management Interface Specification Version 1.1  
Features include:  
• PCI-X 1.0a  
– Split transactions  
– Frequency to 133MHz  
– 32- and 64-bit bus  
• PCI 2.2 backward compatibility  
– Frequency to 66MHz  
– 32- and 64-bit bus  
• Can be the PCI Host Bus Bridge or an Adapter Device's PCI interface  
• Internal PCI arbitration function, supporting up to six external devices, that can be disabled for use with  
an external arbiter  
• Support for Message Signaled Interrupts  
• Simple message passing capability  
• Asynchronous to the PLB  
• PCI Power Management 1.1  
• PCI register set addressable both from on-chip processor and PCI device sides  
• Ability to boot from PCI-X bus memory  
• Error tracking/status  
Page 10 of 72  
5/13/04