欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM25PPC405EP-3GB333CZ 参数 Datasheet PDF下载

IBM25PPC405EP-3GB333CZ图片预览
型号: IBM25PPC405EP-3GB333CZ
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microprocessor, 32-Bit, 333.33MHz, CMOS, PBGA385, 31 MM, ENHANCED, PLASTIC, BGA-385]
分类和应用: 时钟外围集成电路
文件页数/大小: 52 页 / 530 K
品牌: IBM [ IBM ]
 浏览型号IBM25PPC405EP-3GB333CZ的Datasheet PDF文件第2页浏览型号IBM25PPC405EP-3GB333CZ的Datasheet PDF文件第3页浏览型号IBM25PPC405EP-3GB333CZ的Datasheet PDF文件第4页浏览型号IBM25PPC405EP-3GB333CZ的Datasheet PDF文件第5页浏览型号IBM25PPC405EP-3GB333CZ的Datasheet PDF文件第6页浏览型号IBM25PPC405EP-3GB333CZ的Datasheet PDF文件第7页浏览型号IBM25PPC405EP-3GB333CZ的Datasheet PDF文件第8页浏览型号IBM25PPC405EP-3GB333CZ的Datasheet PDF文件第9页  
Preliminary
PowerPC 405EP Embedded Processor Data Sheet
Features
• IBM PowerPC
405 32-bit RISC processor core
operating up to 333MHz with 16KB D- and I-
caches
• PC-133 synchronous DRAM (SDRAM) interface
- 32-bit interface for non-ECC applications
• 4KB on-chip memory (OCM)
• Programmable timers
• External peripheral bus
- Flash ROM/Boot ROM interface
- Direct support for 8- or 16-bit SRAM and
external peripherals
- Up to five devices
• DMA support for memory and UARTs.
- Scatter-gather chaining supported
- Four channels
• PCI Revision 2.2 compliant interface (32-bit, up
to 66MHz)
- Asynchronous PCI Bus interface
• Software accessible event counters
• Two serial ports (16750 compatible UART)
• One IIC interface
• General purpose I/O (GPIO) available
• Supports JTAG for board level testing
• Internal processor local Bus (PLB) runs at
SDRAM interface frequency
• Supports PowerPC processor boot from PCI
memory
- Internal or external PCI Bus Arbiter
• Two Ethernet 10/100Mbps (full-duplex) ports
with media independent interface (MII)
• Programmable interrupt controller supports
seven external and 19 internal edge-triggered
or level-sensitive interrupts
Description
Designed specifically to address embedded
applications, the PowerPC 405EP (PPC405EP)
provides a high-performance, low-power solution
that interfaces to a wide range of peripherals by
incorporating on-chip power management features
and lower power dissipation requirements.
This chip contains a high-performance RISC
processor core, SDRAM controller, PCI bus
interface, Ethernet interface, control for external
ROM and peripherals, DMA with scatter-gather
support, serial ports, IIC interface, and general
purpose I/O.
Technology: IBM CMOS SA-27E, 0.18
µ
m
(0.11
µ
m L
eff
)
Package: 31mm, 385-ball, enhanced plastic ball
grid array (E-PBGA)
Power (typical): 1.2W at 200MHz
6/9/03
While the information contained herein is believed to be accurate, such information is preliminary, and should not be
relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made.
Page 1 of 52