Figu re 10 provides th e TRST tim in g diagram .
TRST
5
Figure 10. TRST Timing Diagram
Figu re 11 provides th e bou n dary-scan tim in g diagram .
TCK
6
7
Data Inputs
Input Data Valid
8
Data Outputs
Output Data Valid
9
Data Outputs
Figure 11. . Boundary-Scan Timing Diagram
Figu re 12 provides th e test access port tim in g diagram .
TCK
10
11
TDI, TMS
TDO
Input Data Valid
12
Output Data Valid
13
9
TDO
Figure 12. Test Access Port Timing Diagram
PPC740 and PPC750 Hardware Specifications
19 of 43
Preliminary and subject to change without notice